


ADA 0 64728

DOC FILE COPY




MICROPROCESSOR BASED DATA ACQUISITION

AND PROCESSING SYSTEM

THESIS

AFIT/GE/EE/78-29

Saleem Iftekhar Flt/Lt PAF



Approved for public release; distribution unlimited.

see title perse

AFIT/GE/EE/78-29

MICROPROCESSOR BASED DATA ACQUISITION
AND PROCESSING SYSTEM,

(9) Masters THESIS,

Presented to the Faculty of the School of Engineering
of the Air Force Institute of Technology
Air University
In Partial Fulfillment of the
Requirements for the Degree of
Master of Science

by

Saleem/Iftekhar Flt/Lt PAF

Graduate Electrical Engineering

Dec**eiver** 1978

12 239p.

Approved for public release; distribution unlimited.

012223

Preface

This report is the result of my attempt to develop a microprocessor based data acquisition and processing system for the Air Force Flight Dynamics Laboratory, Wright-Patterson Air Force Base, Ohio. The report describes the three phases of system development: conceptual phase, design phase, and implementation and test phase. Structured analysis and design technique was used in the conceptual and design phases. In my opinion, this graphical technique makes it possible to follow a top-down design approach. A bench-type model was the result of the implementation and test phase.

I wish to express my appreciation to Dr. Gary B. Lamont, my thesis advisor, for his many hours of help and advise. I greatly appreciate his detailed reading of the report to bring to light errors which I had made and his suggestions for improvement. I would like to thank the committee members, Capt Gregg L. Vaughn and Dr. Thomas C. Hartrum for their valuable guidance during the course of the project.

Also, I would like to thank Dr. Lynn C. Rogers and Mr. Robert W. Gordon of the Air Force Flight Dynamics Laboratory who provided the thesis topic. Their interest in my work and assistance during the project were invaluable.

I would like to mention my appreciation to Lieutenant Peter D.

Summers, III, and Mr. Frank E. Beitel of the Air Force Materials Laboratory, Computer Activities Division, Wright-Patterson Air Force Base, Ohio, for extending their help during the software development.

The manuscript in its present form would not be possible without the efforts of my typist, Miss Joyce L. Wilson.

Finally, I wish to acknowledge my indebtedness to my wife and baby for their understanding, patience, and encouragement during the course of this project.

Saleem Iftekhar

Contents

| <u> </u> | age |
|--|--|
| Preface | ii |
| List of Figures | vii |
| List of Tables | × |
| Abstract | хi |
| I. Introduction | 1 |
| Background | 1 2 4 4 5 |
| II. System Requirements for MIBDAPS | 6 |
| Introduction Analysis and Design Methodology Activity Model Node A-1, Data Collection and Analysis (Figure 3) Node A-Ø, Acquire and Process Data (Figure 4) Node AØ, Acquire and Process Data Figure 5) Node A1, Control All Activity (Figure 6) Node A2, Acquire Data (Figure 7) Node A3, Process Data (Figure 8) Node A4, Store Data (Figure 9) Summary | 6 7 8 8 12 15 17 19 22 |
| III. Software/Hardware Division of MIBDAPS | 23 |
| Introduction Choice of Microcomputer System Selection of Microcomputer Board LSI-11 Microcomputer System KD11-F Microcomputer (Ref 11:87-99) MMV11 4K by 16-Bit Core Memory (Ref 11:101-102) ADV11-A Analog-to-Digital Converter (Ref 11:186-189) KWV11-A Programmable Real Time Clock (Ref 11:211-212) DLV11 Serial Line Unit (Ref 11:147-148) Software Development Tools Analysis and Design of MIBDAPS | 23 24 25 27 29 29 32 35 35 |
| Node AØ, Acquire and Process Data (Figure 15) Node Al. Control All Activity (Figure 17) | 39 41 |

Contents

| | | | | Page |
|-----|--|-----|---|------|
| | Node Al3, Switch Power to the System | | | |
| | (Figure 18) | | | 44 |
| | Node A14, Stop Execution (Figure 19) | | | 45 |
| | Node Al5, Start Execution (Figure 20) | | • | 46 |
| | Node A16, Start Acquisition and Processing | | | 46 |
| | of Data (Figure 21) | | • | 50 |
| | Node 162, Initiate Bata Acquisition (Figure 22). Node 163, Initiate Signal Processing (Figure 23) | | • | 52 |
| | Node A2, Acquire Data (Figure 24) | | • | 52 |
| | Node A3, Process Data (Figure 26) | | • | 55 |
| | Node A32, Computer Fourier Transform (Figure 27) | | • | 55 |
| | Node A32, Computer Power Spectrum (Figure 29) | | | 59 |
| | Node A34, Computer Damage Factor (Figure 31) | | | 59 |
| | Node A35, Update CDF Array (Figure 32) | | | 59 |
| | Summary | | | 59 |
| | Summary | • • | • | 0,5 |
| IV. | Design and Implementation of Software | | • | 66 |
| | Determination of System Parameters | | | 66 |
| | Data Acquisition Analysis | | | 66 |
| | Signal Processing Analysis | | | 70 |
| | Implementation of Software Modules | | | 75 |
| | Fourier Transform Module | | | 75 |
| | Power Spectrum Module | | | 85 |
| | Damage Factor Module | | | 88 |
| | Control Executive (EXEC) | | | 91 |
| | Summary | | • | 96 |
| ٧. | Design and Implementation of Hardware | | | 97 |
| | Introduction | | | 97 |
| | Design of Hardware Circuits | | • | 97 |
| | Design of Hardware Circuits | | • | 97 |
| | POWER ON Interrupt Circuit | • • | • | 98 |
| | POWER FAIL Interrupt Generator | • • | • | 101 |
| | Operational Time Recorder | • | • | 101 |
| | Power Supply Requirement | : : | • | 103 |
| | Power Supply Requirement | : : | • | 104 |
| | Summary | | | 104 |
| VI. | Testing and Experimental Results | | | 108 |
| | Introduction | | | 108 |
| | Software Debugging and Testing | | • | 108 |
| | Testing of Software Modules | | • | 111 |
| | Integration of Software and Hardware | | • | iii |
| | Bench Model for MIBDAPS | | • | iii |
| | Results of the Experimentation | | • | 113 |
| | Software Test Results | | • | 113 |
| | | | • | |

Contents

| | | Page |
|-------------|--|------|
| Su | Execution Results for Control Executive | 114 |
| VII. Recom | mendations and Conclu sions | 119 |
| Re | troduction | 119 |
| Bibliograph | у | 123 |
| Appendix A: | Structured Analysis and Design Technique | 124 |
| Appendix B: | Instruction Timing | 132 |
| Appendix C: | Theoretical Development of a Base-2 FFT Algorithm | 140 |
| Appendix D: | Calculation of DFT of Real Data | 153 |
| Appendix E: | LSI-11 Assembly Language Code for FFT Subroutine (FOURIE) and Execution Time Computation | 156 |
| Appendix F: | LSI-11 Assembly Language Code for Power Spectrum (PRSPEC) and Execution Time Computation | 176 |
| Appendix G: | LSI-11 Assembly Language Code for CDF Subroutine (POLYN) and Execution Time Computation | 181 |
| Appendix H: | LSI-11 Assembly Language Code for Control Executive (EXEC) | 190 |
| Appendix I: | LSI-11 Assembly Language Code for Decimal and Octal Printout (DECPR) | 202 |
| Appendix J: | Simulation Program for Testing Computational Accuracy of Software Modules and Test Results | 206 |
| Appendix K: | Polynomial Curve Fitting Subroutine | 217 |

List of Figures

| <u>Figure</u> | | Page |
|---------------|--|------|
| 1 | Vibration Frequency Bands | 3 |
| 2 | CDF Versus Frequency at Different Temperature Values \dots | 3 |
| 3 | Node A-1, Data Collection and Analysis | 9 |
| 4 | Node A-Ø, Acquire and Process Data | 10 |
| 5 | Node AØ, Acquire and Process Data | 11 |
| 6 | Node Al, Control All Activity | 13 |
| 7 | Node A2, Acquire Data | 16 |
| 8 | Node A3, Process Data | 18 |
| 9 | Node A4, Store Data | 20 |
| 10 | KDll-F Microcomputer Logic Block Diagram | 28 |
| 11 | MMV11-A Logic Block Diagram | 30 |
| 12 | ADV11-A Function Block Diagram | 31 |
| 13 | KWV11-A Real Time Clock | 33 |
| 14 | DLV11 Logic Block Diagram | 36 |
| 15 | Node AØ, Acquire and Process Data | 40 |
| 16 | Data Structure for CDF Vs Frequency and Temperature Array | 41 |
| 17 | Node Al, Control All Activity | 42 |
| 18 | Node Al3, Switch Power to the System | 45 |
| 19 | Node A14, Stop Execution | 47 |
| 20 | Node Al5, Start Execution | 48 |
| 21 | Node Al6, Start Acquisition and Processing of Data | 49 |
| 22 | Node A162, Initiate Data Acquisition | 51 |
| 23 | Node A163, Initiate Signal Processing | 53 |
| 24 | Node A2, Acquire Data | 54 |

List of Figures

| <u>Figure</u> | | <u>Page</u> |
|---------------|--|-------------|
| 25 | Data Structure for Buffer Storage | 56 |
| 26 | Node A3, Process Data | 57 |
| 27 | Node A32, Computer Fourier Transform | 58 |
| 28 | Input/Output Data Storage for Node A32 | 60 |
| 29 | Node A33, Computer Power Spectrum | 61 |
| 30 | <pre>Input/Output Data Structure for Node A33</pre> | 62 |
| 31 | Node A34, Computer Damage Factor | 63 |
| 32 | Node A35, Update CDF Array | 64 |
| 33 | Output Data Structure for Node A35 | 65 |
| 34 | Sampling and Quantization of an Analog \ldots | 67 |
| 35 | Aliasing | 67 |
| 36 | Quantizer Transfer Characteristics \dots | 69 |
| 37 | Frequency Domain | 72 |
| 38 | Time Domain | 72 |
| 39 | Time and Frequency Domain Signals for 32 Samples | 76 |
| 40 | Flow Diagram from Fourier Transform Module | 78 |
| 41 | Flow Diagram for Bit-Inversion Subroutine | 79 |
| 42 | Flow Diagram for FFT Subroutine | 82 |
| 43 | Flow Diagram for Subroutine SCALE | 83 |
| 44 | Flow Diagram for Post-Processing Subroutine | 86 |
| 45 | Flow Chart for Subroutine PRSPEC | 87 |
| 46 | Damage Factor Versus $\bar{\mathbf{A}}$ Curve Divided Into 10 Intervals | 88 |
| 47 | Damage Factor Versus Ā Curve with the Selected Intervals for Curve Fitting Program | 89 |
| 48 | Flow Diagram for Subroutine POLYN | 90 |

List of Figures

| <u>Figure</u> | | Page |
|---------------|--|------|
| 49 | State Transition Diagram for Initial Power ON Sequence | 92 |
| 50 | Flow Diagram for Continuous Execution | 93 |
| 51 | Hardware Configuration Showing System Clock Generator | 98 |
| 52 | Circuit for System Clock Generator | 99 |
| 53 | Block Diagram of PWROK Interrupt Generator | 100 |
| 54 | Circuit Diagram for POWER OK Interrupt Generator | 101 |
| 55 | POWER FAIL Interrupt Generation Logic | 102 |
| 56 | Operational Time Recorder | 103 |
| 57 | Author's Conception of the Final Shape of MIBDAPS | 106 |
| 58 | Location of Subassemblies in the Mainframe | 107 |
| 59 | Configuration of the Software Development System | 108 |
| 60 | Software Development Cycle | 109 |
| 61 | Configuration of the Bench Model for MIDBAPS | 112 |
| 62 | Execution Time for Control Executive | 115 |
| 63 | Timing Relationship Between Actual and Desired Execution Times | 116 |
| A-1 | Top-down View of an SA Model | 128 |
| A-2 | Arrow Definitions | 128 |
| A-3 | Arrow Branches | 129 |
| A-4 | Arrows Showing Mutual Control | 129 |
| A-5 | ICOM Code | 130 |
| C-1 | Signal Flow Graph Without Bit-Inversion of Data \dots . | 151 |
| C-2 | Signal Flow Graph With Bit-Inversion of Data | 152 |
| E-1 | Execution Time for Subroutine FOURIE | 175 |
| F-1 | Execution Time for Subroutine PRSPEC | 180 |
| G-1 | Execution Time for Subroutine POLYN | 189 |

List of Tables

| <u>Table</u> | Page |
|--------------|---|
| I | Node Index |
| II | Candidate Microcomputer Boards |
| III | Node Index for New Activity Model |
| IV | Power Requirements for MIBDAPS |
| ٧ | Recommended Power Supply Characteristics 109 |
| B-I | Source and Destination Times |
| B-II | Basic Time (DOP) |
| B-III | Basic Time (SOP) |
| B-IV | Miscellaneous Instruction |
| B-V | Basic Time (Branch) |
| B-VI | Basic Time (EIS) |
| B-VII | Basic Time (FIS) |
| C-I | Expansion Results of Eq (C-16) |
| C-II | Expansion Results of Eq (C-17) |
| C-III | Expansion Result of Eq (C-18) 148 |
| C-IV | Expansion Result of Eq (C-19) |
| C-V | Expansion Result of Eq (C-20) |
| J-I | Test Results for FFT Computation (Data Set #1) 21 |
| J-II | Test Result for Power Spectrum and CDF Computation (Data Set #1) |
| J-III | Test Results for FFT Computation (Data Set #2) 21 |
| J-IV | Test Results for Power Spectrum and CDF Computation (Data Set #2) |
| J-V | Test Results for FFT Computation (Data Set #3) 21 |
| J-VI | Test Results for Power Spectrum and CDF Computation (Data Set #3) |
| K-I | Constants for Polynomial $Ax^2 + Bx + C \dots 223$ |

Abstract

The Air Force Flight Dynamics Laboratory at Wright-Patterson Air
Force Base, Ohio, plans to design a constrained layer damping treatment
for aircraft components. This design requires the knowledge of vibration and temperature variations that a component encounters in service.

The development of a microprocessor based data acquisition and processing system (MIBDAPS) to monitor the vibration and temperature variations of a component under test is discussed in this paper. The designed system is capable of acquiring and processing data in real time and generating cumulative damage factor versus frequency and temperature contours. These contours are used in the design of the damping treatment.

The system uses an LSI-11M microcomputer as its central processor.

The support hardware for this microcomputer includes an analog-to-digital converter, core memory, real time clock, and serial line interface module. The software developed for this system handles the acquisition and processing of data. The real time processing includes the computation of the FFT and power spectrum of the vibration signal and subsequent calculation of the cumulative damage factor versus frequency and temperature contours. The bench model of the designed system was implemented and tested for functional performance.

I. Introduction

The Air Force Flight Dynamics Laboratory (AFFD), Wright-Patterson Air Force Base, Ohio, plans to develop a constrained layer damping treatment for aircraft components such as the airframe, avionics hardware, and other accessories. The specific damping layer treatment design requires knowledge of temperature and vibration variations encountered by the component. To generate this information, a data acquisition and processing system is required to serve as an in-flight monitor for the component under test. This report describes the design, development, and bench model implementation of such a system.

Background

Research has established that high-cycle fatigue damage due to resonant vibration is one of the major reasons for structural failure of components (Ref 13). A constrained layer damping treatment would be cost effective in extending the life of the component. In order to determine the correct type of damping layer, the temperatures, vibration nodes, and frequencies at which damage occurs in service must be known.

It has been determined that there are approximately ten vibration frequency bands of interest (Ref 13). They lie in the range from 100 HZ to 1000 HZ and are spaced 100 HZ apart (Figure 1). A damage factor (DF) at each frequency of interest can be calculated using the following relationship (Ref 13):

$$DF = \frac{K(\bar{A})^{\beta}}{(f)^{2\beta-1}} \tag{1}$$

Here, β is approximately equal to 3.2, and \bar{A} is the root-mean-square (RMS) value of acceleration in the frequency band of interest.

A summation of the DF over a predetermined period of time would yield a cumulative damage factor (CDF) and curves as shown in Figure 2 could be drawn.

Existing in-flight data acquisition techniques employ an analog signal conditioner and a multichannel analog tape recorder (Ref 13). The analog signals from the vibration and temperature sensors are conditioned and recorded on a magnetic tape. This system is bulky and takes excessive setup time. Skilled personnel are required to install the equipment on an aircraft, and calibration is difficult and time-consuming.

To simplify this process, the design of a self-contained Microprocessor Based Data and Processing System (MIBDAPS) appeared as an attractive alternative. Such a system should be easy to install and remove, and only minimum operator intervention during its operation should be necessary.

System Concept

The underlying concept of MIBDAPS was a self-contained system that would monitor the analog signals from the temperature and vibration sensors, digitize these signals, process the data in real time, and store the results on an appropriate media. The real time processing would include computation of the power spectrum of the vibration signal and calculation of DF at each frequency of interest. The results of processing would be stored in a CDF versus frequency and temperature array, respectively. Therefore, at the termination of system operation, the CDF versus frequency and temperature contours (Figure 2) should be available.

MIBDAPS should be capable of either 15 to 20 hours of continuous operation (for gathering data on transport aircraft hardware) or time

segmented operation (for gathering data on fighter aircraft hardware which has limited flying endurance). During a time segmented operation, the system should be able to operate for a total aggregate of 15 to 20 hours. The data processed during this time interval would enable determination of vibration nodes at which the damage occurs.

Approach

The development of MIBDAPS was carried out in three phases: the conceptual phase, the design phase, and the implementation and testing phase.

During the conceptual phase, the detailed requirements placed on the system were defined using a structured analysis and design technique (SADT) (Ref 1). The design phase included the software/hardware partition of the system, selection of hardware components, and design of software and hardware modules to implement different functions of MIBDAPS. During the implementation and testing phase, the software and hardware modules were given a functional check. The system integration and performance check of the integrated system was also completed during this phase.

The Development Environment

The LSI-11M* microcomputer was used as the system processor because of its powerful instruction set, speed, and availability of support hardware and software. The use of the LSI-11 microcomputer system for MIBDAPS determined the general development requirements for both hardware and software modules of MIBDAPS. The off-the-shelf hardware modules used where analog-to-digital converter (ADC), real time clock (RTC), and the 4K by 16-bits core memory. All of these modules are manufactured by the Digital Equipment Corporation (DEC).

*LSI-11M is the militarized version that is manufactured by Norden Systems, Inc.




Figure 1. Vibration Frequency Bands




Figure 2. CDF Versus Frequency at Different Temperature Values

The software development system used was a PDP-11/03 minicomputer which has the LSI-11 as the processor. The RXVO11 floppy disk based operating system was available on this minicomputer. The development system was located at the Air Force Materials Laboratory (AFML), Wright—Patterson Air Force Base, Ohio.

Scope of Thesis

The structured analysis and design technique was used to develop the activity model of MIBDAPS (Ref Chap II), and the LSI-11M microcomputer was used as the processor for MIBDAPS (Ref Chap III). Hardware and software modules were designed and tested (Ref Chaps IV and V). The hardware/software modules were then integrated into a bench model of MIBDAPS which was then functionally tested (Ref Chap VI). The bench model of MIBDAPS performed the required functions of data acquisition and processing.

Testing of the integrated system for computational accuracy has not been completed at this time. Recommendations for further work have been generated in order to complete the implementation of the prototype module (Ref Chap VII).

II. System Requirements for MIBDAPS

Introduction-

The conceptual idea is not enough to form the basis of design and implementation of any complex system. The design can be facilitated if the complete system is divided into functional subunits. These subunits are easier to analyze and design. The division of a system into functional subunits according to the requirements placed on the system can be called the "requirement definition" phase of the design. A carefully prepared requirement definition ensures that ambiguities in the design and implementation phase are minimized.

Analysis and Design Methodology

Structured Analysis and Design Techniques (SADT) is a design methodology for performing the functional analysis and design of complex systems (Ref 1). A functional model of the system is created first which helps in understanding what activities the system will perform, followed by a design model to show how the system will be implemented to perform the requisite functions (Ref 1). The functional model also helps to clarify the requirement placed on the system:

Appendix A describes SADT methodology and its application rules.

Some changes in convention are made to suit the design of MIBDAPS; these are also included in Appendix A.

The SADT was chosen as a functional analysis and design tool because it is a graphical method of analyzing the functional requirements of a system. The activity model, which shows different functions which the system is required to perform, is independent of the hardware/

software implementation of the system. Thus, any changes in the activity model can be made during this phase of the design without affecting the final shape of the product.

Once the activity model is complete, it is easy to review and correct any oversights that might have occurred during the functional analysis of the system.

Activity Model

Before the activity model is drawn, the system is divided into different nodes. The node index given in Table I shows the hierarchy of the system from activity viewpoint. This node index is based on the initial problem definition by the Air Force Avionics Laboratory (AFAL), Wright-Patterson Air Force Base, Ohio, and subsequent discussions with the sponsor of this thesis. The node index also indicates how the author visualized the system was required to function.

TABLE I
Node Index

| | A-1 | Data Collection and Analysis | |
|---|-----------|------------------------------|--|
| | A-Ø | Acquire and Process Data | |
| | AØ | Acquire and Process Data | |
| , | Al | Control All Activity | |
| | A2 | Acquire Data | |
| | A3 | Process Data | |
| | A4 | Store Data | |
| | | | |

The explanation of each node follows.

<u>Node A-1, Data Collection and Analysis (Figure 3)</u>. This node shows the overall research activity and the place where MIBDAPS fits in the overall function of the organization. Block 3, Plot Data, activity will be carried out in the laboratories.

Node A-Ø, Acquire and Process Data (Figure 4). Node A-Ø is the model of the MIBDAPS. The node shows the system requirements. Data input comes in the form of analog signals—analog vibration signal (II) and analog temperature signal (I2). The output 03 of the system is a three-dimensional array. This array contains the cumulative damage factor (CDF) as a function of frequency and temperature. Output 02 is the scale factor for the array elements, and output 01 is the total operational time for which the system was operational.

The MIBDAPS will be able to continuously acquire and process data for a total flying time of 15 to 20 hours. This is the requirement placed by AFAL because the CDF versus temperature and frequency array for this duration will be a good estimate of the fatigue damage profile of the test piece (Ref 13). Input signal specifications are:

Analog Vibration Signal (II) 0-5V
Analog Temperature Signal (I2) 0-5V

Node AØ, Acquire and Process Data (Figure 5). The MIBDAPS is expected to acquire data, process data, and store the results. Therefore, node AØ shows the decomposition of the system into four primary activities:

Acquire Data
Process Data
Store Data
Control All Processes





Figure 3. Node A-1, Data Collection and Analysis






Figure 5. Node AØ, Acquire and Process Data

An explanation of how a signal travels through each subnode is now given. The activity Acquire Data continuously digitizes the input signal under the control from node Al. The digitized signal is queued and sent to the processing node (A2).

The power spectrum of the signal is computed by the processing node. For each frequency of interest, a damage factor is calculated (Ref Chap I) and stored in an array. The activity Store Data adds the most recent set of DF values to the previously stored values. This results in a storage of cumulative damage factors.

Node AØ1, Control All Processes, keeps all events in the system sychronized. It initiates appropriate commands to ensure that data is processed and stored in proper order. The input and output signal specifications are given below:

- Input Signal

- a. Analog Vibration Signal (II): 0-5V.
- b. Analog Temperature Signal (I2): 0-5V.
- c. AC Supply (I3): 110V, 60 HZ.

- Output Signal

- a. Operational Time (01): Displayed on the front panel.
- b. Scale Factor (02).
- c. CDF Versus Temperature and Frequency Array (03).

Node Al, Control All Activity (Figure 6). Node Al subdivides the overall control of the system into the following functions:

Control Acquisition of Data Control Processing of Data Control Storage of Data Control Power to the System Record Operational Time




Figure 6. Node Al; Control All Activity

Control signal C1 (switch ON/OFF) activates the system. The power to the system is also controlled by total operational time; therefore, at the end of 15 to 20 hours of operation, the system halts automatically (Ref 13). The output and control signals are listed below along with their explanation.

- Output Signal

- a. <u>Operational Time (01)</u>: Four binary coded decimal (BCD) numbers, each 4-bit long, display the operational time elapsed in hours and minutes.
- b. <u>Data Acquisition Command (\emptyset 202)</u>: This control signal initiates the acquisition of N-data points. This signal acts as a control signal to node A2.
- c. <u>Process Data Command ($\emptyset 302$)</u>: This signal starts the processing of either the raw data or update of CDF versus temperature and frequency array.
- d. Store Data Command (Ø403): This command signal initiates either the storage of the N-processed data element or storage of updated CDF versus temperature and frequency array.

- Control Signal

- a. <u>Switch ON/OFF Control (C1)</u>: This is a logic "1" when the input switch is closed and a logic "0" when the input switch is open.
- b. <u>Acquisition Done Status (Ø2C2)</u>: This signal indicates node A14 whenever data acquisition of N-data points is complete.
- c. Process Done Status (\emptyset 2C3): This control signal indicates the completion of processing by node A3. The processing is initiated by node A15.

d. Storage Done Status (Ø4C4): Whenever the storage of data is required, node Al6 initiates this activity. Once the storage of data is complete, this signal indicates the status.

Node A2, Acquire Data (Figure 7). This node converts the analog vibration and analog temperature signals to an equivalent digital signal. The acquisition of data is initialized by node A1, and either the analog vibration signal or the analog temperature signal is selected. The selected signal is digitized, and the final output is an equivalent digital value of the input signal along with a signal identifier. The input/output and control signals specifications are:

- Input Signal

- a. Analog Vibration Signal (II): 0-5V.
- b. Analog Temperature Signal (I2): 0-5V.


- Output Signal

- a. Acquisition Done Status (Ø101): This signal indicates the status of the data acquisition process. Whenever N-data elements have been acquired, this status signal informs node Al about the completion of data acquisition.
 - b. Formatted Data ($\emptyset 302$): This is the digitized data along with an identifier which indicates whether the data point corresponds to the analog vibration signal or the analog temperature signal.

- Control Signal

<u>Data Acquisition Control (Ø1C1)</u>: This signal initiates the acquisition of N-data elements. This signal controls node A2 in the following manner:

(1) It selects either the analog vibration signal or the analog temperature signal.



- (2) It initiates digitizing of N-samples of an analog vibration signal.
- (3) It initiates digitizing of one sample of an analog temperature signal for every N-samples of an analog vibration signal.
 - (4) It initiates formatting of each digitized data point.

Node A3, Process Data (Figure 8). The activities for this node are listed below:

- a. N-elements of raw data array are taken from the raw data storage area and processed. The processing involves Fourier transform of N-raw data points. The power spectrum of first M-frequency components is computed next (M is less than N). The DF is calculated for each of the M-frequency components.
- b. M-elements of the final data array (CDF versus temperature and frequency) are updated whenever a new set of DF array is available after processing of N-raw data points.

The input/output and control signals specifications are:

- Input Signal

- a. Raw Data From Storage (Ø4II): The N-element array from the Raw Data Storage area is used by the Process Raw Data module to give an M-element processed array.
- b. New Data Array (Ø4I2): This is the data array which has resulted from processing N-element raw data array.
- c. Old Data Array (\emptyset 4I3): CDF versus temperature and frequency array which has to be updated by adding in new data array. The Update Data Module creates updated data array.




Figure 8. Node A3, Process Data

- Output Signal

- a. <u>Scale Factor (03)</u>: This is the value which tells by what amount the elements in the final arrays have been scaled.
- b. <u>Processed Data (Ø404)</u>: This is an M-element data array where the Process Raw Data module stores the results after operating on raw data array.
- c. <u>Updated Data Array (Ø405)</u>: This is an M-element array. The value of CDF as a function of frequency and temperature is stored in this array. Every time a new set of M-processed data elements is available, the final array is updated by adding these new values to the old array.

- Control Signal

<u>Process Data Command (\emptyset 1C1)</u>: This command initiates the processing of N-raw data elements. After the processing is completed, the CDF versus temperature and frequency array is updated. The update takes place by adding the newly processed data array to the existing final array (CDF versus temperature and frequency).

Node A4, Store Data (Figure 9). This node also performs multiple activities on the data. The different activities are enumerated below.

- a. The Formatted Raw Data points are stored sequentially in an N-point array. This array is called Raw Data Array, and it serves as a temporary storage area.
- b. Whenever raw data has to be processed, N-elements of the raw data array are transferred to node A3 for processing.
- c. The processed data is stored in M-elements processed data array.
 This storage of processed data points is temporary.
- d. Whenever the final output arrays have to be updated, M-data elements from the Process Data Array are transferred to node A3.




Figure 9. Node A4, Store Data

e. The Update Final Array (\emptyset 3I3) is sent from node A3, and it is stored as the final CDF versus temperature and frequency array (02).

The input/output and control signal specifications are:

- Input Signal

- a. <u>Formatted Data Input (Ø2II)</u>: This is the formatted digitized version of input analog signals. The data points at this stage are also known as Raw Data Elements.
- b. <u>M-Element Processed Array (Ø312)</u>. This is an M-element processed array, which is the output from node A3. This array is generated every time N-raw data elements are processed.
- c. <u>Updated Final Array (Ø3I3)</u>: The final output array (CDF versus frequency and temperature) has to be updated whenever a new M-element processed array is ready. This input is the result of updating the existing final output array.

- Output Signal

- a. N-Raw Data Elements (Ø303): Node A3 requires N-raw data elements whenever processing has to be done. This output is actually an N-raw data element array, which is sent to node A3 for processing.
- b. M-Processed Data Elements (Ø304): This output is used to update the final output array, so the CDF versus frequency and temperature is continuously updated.
- c. Storage Done Status (\emptyset 105): This signal is used to synchronize different storage operations. The Control All Process, node Al, is informed about the storage status of node A4.
- d. <u>Final Output Array (02)</u>: This array stores CDF as a function of frequency and temperature and is the final output for MIBDAPS.

Summary

In this chapter, the overall requirements placed on MIBDAPS are defined. All possible activities which MIBDAPS is expected to perform, along with their interrelationships, have been consistently and completely documented. At this stage, engineering decisions about the mechanization are not taken; however, the next phase of the design would be the engineering decision regarding the mechanization of the system. Hardware and software subdivision would also take place in the next phase.

III. Software/Hardware Division of MIBDAPS

Introduction

The functional analysis model for MIBDAPS, which was developed in Chapter II, does not discuss mechanization of the system. The choice of the hardware for mechanization of MIBDAPS will, to a large extent, determine the subdivision of the system functions. In this chapter, the engineering decisions that define the realization of MIBDAPS are presented. The implementation of different modules of MIBDAPS and the subdivision of different modules into software and hardware activities are also presented. SADT is again employed in this development of MIBDAPS' activities.

Choice of Microcomputer System

One of the objectives in the development of MIBDAPS was a selfcontained microprocessor based data acquisition and processing system. Thus, there were two possibilities for the mechanization of MIBDAPS:

- i) Selection of an off-the-shelf microprocessor with the requisite word length and instruction set, followed by the development of a useable microcomputer system with the required amount of read/write memory (RAM), input/output (I/O) interface circuits, and development of application software.
- ii) Selection of an industry standard microcomputer board with already developed I/O interface circuits, on-board memory and memory expansion capability, and software development tools.

At this stage, the approach taken for implementation of MIBDAPS was, in part, guided by the time available for the project. The first

processor would encompass design of I/O interfaces, memory boards, and finally the development of software. This would have taken longer than the allotted time. Therefore, it was decided that an industry standard microcomputer board along with its existing I/O interface circuits, memory options, and software development tools would be used in the implementation of MIBDAPS.

Selection of Microcomputer Board

The main features which were considered in the selection of the microcomputer board are given below:

Word Size

I/O Capability

Instruction Set

Memory Capacity

Software Development Tools

Since the MIBDAPS is to process the input signals in real time, the choice of the microcomputer word size and the instruction set would determine the processing speed of the system. The word size determines the number of memory accesses required for execution of each instruction. For the same instruction set, a machine with a smaller word size requires more memory access as compared with a machine with a larger word size (Ref 4). Thus, a 16-bit microcomputer was an obvious choice. The signal processing function (Ref Chap I) of MIBDAPS required that multiply and divide instructions should be a part of the instruction set. Although subroutines can be written to carry out multiplication/division of binary numbers, this technique is orders of magnitude slower than hardwired multiply/divide

instructions. This is because the hardwired instructions are microprogrammed, which is a lower primitive than the software implemented
subroutine. Table II lists the candidate microcomputer boards. Texas
Instruments' TMS 9900 and the Digital Equipment Corporation's LSI-11
have multiply/divide instructions as part of their instruction set.
Also, both of these mucrocomputers have a 16-bit word length. Therefore, the choice was narrowed down to these two boards.

The data acquisition function of MIBDAPS (Ref Chap I) dictated the need for an analog-to-digital converter (ADC) board which would be compatible with the selected microcomputer. Also, the need for sychronization and timing of real time signal processing made it desirable to have a hardwired system to perform this function. The Digital Equipment Corporation (DEC) manufactures both an ADC board and a real time clock (RTC) board that are compatible with the LSI-11. This feature of the LSI-11 made it an obvious choice. Recently, Norden Systems Incorporated, which is a subsidiary of United Technology Incorporated, announced the manufacturer of a bit-sliced based microcomputer board (designated LSI-11M) which is six times faster than its commercial counterpart (see Table II). This board also conforms to military specifications (mil specs). Thus, the mil spec LSI-11M was selected as the microcomputer board to be used for MIBDAPS.

LSI-11 Microcomputer System

The LSI-11 microcomputer system is a microprocessor based version of DEC's PDP-11 series minicomputer. The PDP-11 development software (assemblers, debuggers, loaders, compilers) is useable on the LSI-11 based system.

(Adapted From Ref 4)

TABLE II

Candidate Microcomputer Boards

| Vectored Interrupt (levels) | Yes (1) | Yes (1) | Yes (8) | Yes (4-8) | Yes |
|--|------------------------|-------------------------------|--------------------------------------|----------------|-------------------------|
| 1/0 Lines | 11 | 11 | 91 | 22-48 | • |
| Memory | 32K | 32K | 20K | Yes | 32K |
| Multiply Instruction Time (µsec) | 12.5F** | 75/120F** | 18.0 µsec | None | None |
| Resident RAM | 4K | 4 | 4 _X | 256-4K | 2K/4K |
| Word Length | 16-bits | 16-bits | 16-bits | 8-bits | 16-bits |
| Candidate Microcomputer Board | *WIL-IST | LSI-11 (with KEV-11) | TI 990/4 | SBC 80/XX | unova 61 |
| Manufacturer | Norden Systems Inc. | Digital Equipment Corp. | Texas Instrum ents Inc. | Intel Corp. | Data General Corp |

*Reference Norden Systems Product Brochure on LSI-11M.

^{**}F = fixed-point arithmetic only.

In the following paragraphs, a brief description of the LSI-11 processor, interface/memory options, and software development tools that were used in the implementation if MIBDAPS is given. These options were selected because they support either the hardware or the software realization of different modules of MIBDAPS. The detailed description of each of the above modules and the installation instructions are given in Ref 11.

KD11-F Microcomputer (Ref 11:87-99). The KD11-F microcomputer is contained on a single 8.5-inch by 10-inch printed circuit board. The module also contains resident dynamic 4K by 16-bit semiconductor RAM. Figure 10 is a functional block diagram of the microcomputer board. The salient features of this microcomputer are given below:

- This is a 16-bit microcomputer board using four custom LSI integrated circuit chips.
 - Direct addressing of 32K 16-bit words or 64K 8-bit bytes (K = 1024).
- Efficient processing of 8-bit bytes without the need to rotate, swap, or mask.
- Hardware memory stock for handling structured data, subroutines, and interrupts.
- Direct memory access (DMA) for high data rate devices inherent in the bus architecture.
- Eight general purpose registers that are available for data storage, pointers, and accumulators; two are dedicated—stack pointer (SP) and program counter (PC).
- A bus structure that provides position-dependent priority to the peripheral devices that are connected to the I/O bus.
 - Vectored interrupt facility.
 - Typical operating speed is 400 nsec based on a 10 MHZ clock.




Figure 10. KD11-F Microcomputer Logic Block Diagram (From Ref 11:88)

- The power supply requirements are:

+5V \pm 5% at 2.4A maximum current +12V \pm 5% at 1.10A maximum current

MMV11 4K by 16-Bit Core Memory (Ref 11:101-102). The MMV11-A 4K by 16-bit core memory option provides a nonvolatile read/write storage of the user's program and data (Figure 11). This optional module was used so that system software which would be developed for MIBDAPS could be stored permanently. This would eliminate the need to reload the program whenever the system is switched ON. The processed data would also be stored in the core memory for either updating or retrieval at a later time. The salient features of the MMV11-A core system are:

- 4096 by 16-bit capacity.
- Typical access time is equal to 425 nsec (475 nsec maximum); full read/restore cycle time is equal to 1.15 nsec.
- User-selected bank address; this allows the user to assign any 4K bank address.
 - Power requirements are:

+5V \pm 5% at 2.ØA maximum +12V \pm 5% at 0.56A maximum

ADVII-A Analog-to-Digital Converter (Ref 11:186-189). The ADVII-A is a 12-bit successive approximation analog-to-digital converter with a built-in multiplexer and sample-and-hold for use on the LSI-II bus (Figure 12). The multiplexer selection accommodates 16 single-ended or 8 quasi-differential inputs.




Figure 11. MWV11-A Logic Block Diagram (From Ref 11:105)




Figure 12. ADV11-A Function Block Diagram (From Ref 11:191)

This A/D converter was adequate for MIBDAPS requirements because only two analog signals needed to be digitized. Also, it was required that the conversion error should not exceed $\pm 1\%$ of the full scale (Ref 13). For analog signals of 0-5V, this requirement translates to an error of ± 5 mv. The one least significant bit (LSB) value for the ADV11-A is 2.5mv which means that the maximum error that can be introduced is ± 2.5 mv, which is within the requirement.

The main features of ADV11-A are:

- Analog input full scale range is 10.24V bipolar (-5.12V to +5.12V).
- Logic input voltages are:

low (logic "0") =
$$0.0$$
 to $+0.7V$
high (logic "1") = $+2V$ to $+5V$

- Resolution of ADVII-A 12 12-bit binary weighted. The format of the digitized signal is parallel offset binary right justified.
 - The timing requirements are:
- a. External start should be a low-level pulse, 50 nsec minimum duration and 10 μ sec maximum duration. Conversion starts on the leading edge.
- b. Conversion time is 16 times the clock period. The maximum clock frequency is 100 KHZ.
 - Power requirements are:

+5V +5% at 2.0A maximum current +12V +5% at 450mA maximum current

KWV11-A Programmable Real Time Clock (Ref 11:211-212). The functional diagram for the real time clock is shown in Figure 13. This programmable clock/counter provides a variety of means for determining time




Figure 13. KWV11-A Real Time Clock (From Ref 11:213)

intervals or counting levels. It can be used to generate interrupts to the LSI-II processor at predetermined intervals to synchronize the processor to external events or to measure time intervals or establish programmed ratios between input and output events. It can also be used to start the ADVIIA analog-to-digital converter either by clock counter overflow or by the firing of a Schmitt trigger circuit.

The clock counter has a resolution of 16 bits and can be driven from any five internal crystal-controlled frequencies (100 HZ to 1 MHZ). It can also be driven from a line frequency input or from a Schmitt trigger fired by an external clock input. The performance specifications for the KWV11-A are:

- Internal Clock

The internal clock has a frequency accuracy of $\pm 0.01\%$. The base frequency is 10 MHZ, and it is divided into five selectable rates (1 MHZ, 100 KHZ, 10 KHZ, 1 KHZ, and 100 HZ).

- External Clock

The external clock can either be the line frequency input or a clock generator having the desired frequency.

- Output Signals

- a. A clock overflow signal occurs whenever a certain timing event is completed. The characteristics of this signal are: 500 nsec low asserted level pulse which is TTL compatible.
- b. Two trigger outputs, Schmitt trigger 1 and Schmitt trigger 2, are also available for either being used as a trigger for the ADV11-A (A/D converter board) or for any other external device. The characteristics are the same as that for the clock overflow signal.

<u>DLV11 Serial Line Unit (Ref 11:147-148)</u>. The DLV11 is the basic interface module used for connecting asynchronons serial line devices to the LSI-11 bus. The functional diagram for the DLV11 is shown in Figure 14. The salient features of the DVL11 unit are:

- Either an EIA RS232 or a 20mA current loop device can be interfaced to an LSI-11 bus.
- There are 13 baud rates that can be selected: 50, 75, 110, 134.5, 150, 200, 300, 600, 1200, 1800, 2400, 4800, and 9600.
- The LSI-11 bus interface and control logic for interrupt processing and vector generation are also available on the board.
- The control/status register (CSR) and data buffer register (DBR) for programmed or interrupt driven transfer of data are available.

Software Development Tools. One of the reasons why the LSI-11 micro-computer system was chosen for mechanization of MIBDAPS was because it is software compatible with the PDP-11 computer family. The following systems that were available on Wright-Patterson Air Force Base could, therefore, be used for software development:

- The Department of Electrical Engineering at the Air Force Institute of Technology (AFIT), Wright-Patterson Air Force Base, Ohio, has a PDP-11/20 along with a paper tape software system. (A single floppy disk drive has been added; therefore, the RXVII operating system could also be used.)
- The AFAL has a cross-assembler for PDP-11 assembly language on its DEC-10 computer system. Programs could be created on the DEC-10 systems using text editors. The PDP-11 cross-assembler (MACY11) can then be used to create absolute loader formatted paper tapes. There is, however, no facility to simulate execution of these programs.




Figure 14. DLV11 Logic Block Diagram (From Ref 11:150)

- The AFML has a PDP-11/03 with dual floppy disk drive and an RXVII operating system. This system uses an LSI-11 microcomputer and all interface boards. The RXVII operating system has a text editor, macro assembler, linker, FORTRAN compiler, and peripheral interchange program (PIP) available on a floppy disk. This system was suitable not only for developing and debugging programs, but also for real time program execution.

The PDP-11/03 system at AFML was eventually used for the development of software for MIBDAPS.

Analysis and Design of MIBDAPS

The decisions about the implementation of different functional modules of MIBDAPS, either in software or hardware, were guided by the following factors:

- Capabilities and limitations of the KDF-11 processor module along with 4K words of core memory used as the microcomputer system.
- Capabilities and limitations of support hardware modules, in particular ADV11-A (ADC) and KWV11 (RTC).
 - Speed of software execution.

The KDF-11 processor along with 4K words of core memory (subsequently referred to as "microcomputer system") would be used to implement the controlling and processing functions of MIBDAPS in software. The ADC board (ADV11-A) and RTC (KWV11) along with a system clock circuit (which would be designed and fabricated) were visualized as the only hardware needed to implement the data acquisition, signal processing, and synchronization functions of MIBDAPS. Keeping these two factors as guidelines, another in-depth study of the system requirement model developed in Chapter II was carried out. SADT was employed to carry out a functional analysis

of the system and a new activity model, keeping implementation in view, was developed. The node index for this activity model is given in Table III. It should be noted that this time the mechanization (M) for each node is also defined as hardware or software, or both. Software implementation implies programs which would be executed on the microcomputer system. Hardware implementation implies use of ADC, RTC, or an external system clock.

TABLE III

Node Index for New Activity Model

| , | | |
|---|------|---|
| - | A-Ø | Acquire and Process Data (same as in Chap II) |
| | AØ | Acquire and Process Data |
| | Al | Control All Activity |
| 1 | A13 | Switch Power to System |
| | A14 | Stop Execution |
| 1 | A15 | Start Execution |
| | A16 | Start Acquisition and Processing of Data |
| | A162 | Initiate Data Acquisition |
| | A163 | Initiate Signal Processing |
| | A2 | Acquire Data |
| | А3 | Process Data |
| | A32 | Compute Fourier Transform |
| | A33 | Compute Power Spectrum |
| | A34 | Compute Damage Factor |
| | A35 | Update CDF Array |
| | | |

The explanation of each node along with data structures used and input/output signal specifications follows.

Node AØ, Acquire and Process Data (Figure 15). The difference between node AØ as compared with node AØ* (Figure 4) is the absence of module A4 (Store Data). This difference has come about because the Process Data Module will perform the task of storing and updating result that are stored. The various activities taking place in this node are listed below.

- The Control All Activity module performs the function of managing the control and execution of all other activities. It also provides the DC supply to all hardware modules.
- The Acquire Data module continuously samples and digitizes the input analog signals, analog vibration signal and analog temperature signal. Whenever a set of data values have been digitized, it sets the Acquisition Done flag.
- The Process Data module takes in the input raw data and processes it to give an array of damage factor versus frequency. This array is added on to one of the cumulative data factor versus frequency arrays. There are 11 CDF versus frequency arrays, one for each expected temperature intervals (Ref Chap II).

The input/output and control signal specifications are:

- Input Signal

- a. Analog vibration signal (II): 0-5 volts.
- b. Analog temperature signal (I2): 0-5 volts.
- c. AC power (I3): 110 volts, 60 cycles.




Figure 15. Node AØ, Acquire and Process Data

- Output Signal

- a. <u>Total Operational Time (01)</u>: A display of operational time in hours and minutes.
 - b. DC Power to System (02):
- c. <u>Cumulative Scale Factor (03)</u>: This is a 16-bit octal number which gives the scale factor for the output arrays.
- d. <u>CDF Versus Frequency and Temperature Arrays (03)</u>: These are 13-word long arrays having the data structure as shown in Figure 16.

| CSTR1: | TEMPERATURE #1 | |
|--------|-----------------------|---------------------------|
| | CDSF1 | |
| | CDF(f ₀) | $f_0 = 0 HZ$ |
| | CDF(f ₁) | f ₁ = 100 HZ |
| | | |
| | | |
| | CDF(f ₁₀) | f ₁₀ = 1000 HZ |

Figure 16. Data Structure for CDF Vs Frequency and Temperature Array

- Control Signal

System ON/OFF Control (C1): Once the system is switched ON and the AC power is available, the system starts functioning.

Node Al, Control All Activity (Figure 17). This node performs the activities necessary to control the synchronization of all other activities




Figure 17. Node Al, Control All Activity

of MIBDAPS. The mechanization of different activities in this node are either done by hardware or software or a combination of both. It is assumed that the LSI-II computer is used to execute the software; however, hardware mechanization includes various other modules which are being interfaced to the microcomputer. The various activities performed in this node are listed below.

- The DC power required by different modules of the LSI-11 micro-computer system is provided by this node. The 110-volt AC supply is converted to +5V and +12V DC supplies. Whenever the system's ON/OFF switch is selected to the ON position, the DC supply is switched ON. This is done by a Switch Power to System module. This module also generates an interrupt in case the DC power is within an acceptable limit. In case of a power failure, an interrupt is also generated.
- Total operational time for the system is also computed by the Record Operational Time module. In case the operational time reaches the selected time limit (15 to 20 hours), an interrupt is generated.
- The Start Execution module, after receiving the Power OK interrupt, initializes the system and sends a signal to Start Acquisition and Processing of Data.
- The Stop Execution module stops execution of the system function in case the following interrupts occur:

Power Fail Interrupt Time Limit Interrupt

- The Start Acquisition and Processing of Data module initializes different variables which are used by the software. It then signals nodes A2 and A3 to start acquisition and processing of data.

Specifications for the input/output and control signals are:

- <u>Input Signal</u>

AC Supply (I3): 110 volts, 60 HZ.

- Output Signal

- a. Total Operational Time (O1): Four 4-bit BCD numbers.
- b. Start Acquisition Control (Ø202): A software-generated command. The control/status register of the ADVII-A A/D converter (ADC) is loaded with the appropriate value to enable the ADC. This initiates the data acquisition cycle.
- c. <u>Start Processing Control (Ø303)</u>: This is also a softwaregenerated command, which activates the processing modules for input data processing.

- Control Signal

System ON/OFF Control (C1): A signal which initiates the operation of the system. A logic "l" value is available when the system is turned ON and logic "O" value when the system is turned OFF.

Node Al3, Switch Power to the System (Figure 18). This node carries out the following activities:

- Converts the AC power supply to +5 volts and +12 volts DC.
- Generates an interrupt to the microcomputer when DC power is available.
- Detects a power failure and generates a Power Fail interrupt to the microcomputer.

The input and output signal specifications are:

- Input Signal

AC Supply (I3): This is the only input to this node. The system operates on 110V AC, 60 HZ.




Figure 18. Node Al3, Switch Power to the System

- Output Signal

- a. <u>DC Power Supply</u>: The +5V and +12V DC power supply is routed to all modules of MIBDAPS.
- **b.** <u>Start Execution (1401)</u>: A software-generated signal which is used to start execution of the program. Bit-Ø of variable STEXEC is set to initiate data acquisition and processing.
- c. <u>Power Fail Interrupt (1501)</u>: A software-generated signal which stops execution of the program. Bit-Ø of variable STPXC is set to stop execution of the program.

Node A14, Stop Execution (Figure 19). This node receives the Power Fail interrupt; it then accesses the vector interrupt address for the service routine. The service routine is executed and bit-Ø of the variable STPXC is set to a logic "1." This variable is sent as an output signal to stop execution of the system execution.

Node A15, Start Execution (Figure 20). This node receives the Power OK interrupt; it then accesses the vector interrupt address for the service routine. The service routine is executed and bit-Ø STEXEC switch is set to logic "1." This variable is sent as to the GO Command to start system execution.

Node Al6, Start Acquisition and Processing of Data (Figure 21). Once the system has been turned ON and DC power is made available to the system, this node starts execution of the data acquisition and data processing functions of MIBDAPS.

The Stop Execution Command (14C2) and Start Execution Command (14C1) are used to start and halt the execution of data activity. The input/out-put signal specifications are:




Figure 19. Node A14, Stop Execution




Figure 20. Node A15, Start Execution




Figure 21. Node A16, Start Acquisition and Processing of Data

- Input Signal

- a. Acquisition Done Status (Ø2II): Whenever the acquisition of n-data points is complete, the variable ADFLG is set to logic "1." This variable along with ADCNT (number of data points to be converted) and CDATA (starting address of data buffer where data is to store) are passed to the Initiate Data Acquisition module. All of these variables need to be initialized whenever data acquisition has to be reinitiated.
- b. <u>Processing Done Status ($\emptyset 3I2$)</u>: The following variables are passed to the Initiate Processing module for initialization: DATA Contains starting address of data to be processed. SFACTR, CUMSF1, and CDSFi (i=1, 2...) Scale factors used in node A3, which are explained later; however, each has to be cleared before processing.

- Output Signal

- a. <u>Start Acquisition (Ø201)</u>: This signal is generated when the control/status register (ADCSR) for the A/D converter is loaded with the appropriate bit pattern. Once the ADCSR is loaded, the acquisition of data starts.
- b. <u>Start Processing (Ø302)</u>: This is a software-generated command, and it initiates the processing of data.

- Control Signal

- a. <u>Start Execution (14C1)</u>: This is a software switch, STEXEC, which is set to logic "1" whenever DC power is available and the system has been initialized.
- b. <u>Stop Execution (14C2)</u>: This is also a software switch, STPXC, which is set to logic "1" whenever a power failure occurs.

Node 162, Initiate Data Acquisition (Figure 22). This node shows explicitly the functional decomposition of the module Initiate Data




Figure 22. Node A162, Initiate Data Acquisition

Acquisition of node A16. The STEXEC switch (161C1) and STPXC switch (161C2) control the activity in this node. The input signal Ø2I1—CDATA, ADCNT, and ADFLG—is initialized by modules 1, 2, and 3, respectively. The Generate Start Acquisition Command loads the ADCSR with appropriate bits to initiate acquisition of data by ADC, only after all of the above mentioned switches are initialized and STEXEC is set to logic "1."

Node 163, Initiate Signal Processing (Figure 23). This node shows the functional decomposition of the Initiate Signal Processing module of node A16. The activities in this node are similar to node A162. The input signal Processing Done Status (Ø321) and output signal Start Processing (Ø301) are different. The input includes SFACTR, CUMSFI, CDSFi SPCTRA, and DATA switches. These are initialized in this node. The Start Processing Command generated in this node starts the execution of the processing of acquired data.

Node A2, Acquire Data (Figure 24). This node performs the activity of acquiring data and storing it in temporary storage. Once the acquisition of N-data points is complete, the acquisition is stopped and the ADFLG switch is set to logic "1." When the analog temperature signal is selected for acquisition, the temperature interval flag, TFLG, is loaded with a number from Ø to 11. The temperature interval number that is loaded in TFLG depends on the value of the temperature signal at the time of conversion. The input and output signal specifications are:

- Input Signal

- a. Analog vibration signal: 0-5V.
- b. Analog temperature signal: 0-5V.




Figure 23. Node 163, Initiate Signal Processing.




Figure 24. Node A2, Acquire Data

- Output Signal

- a. <u>Temperature Interval Flag (\emptyset 301)</u>: A decimal number between \emptyset and ll is loaded in TFLG. This number depends on the value of the temperature signal at the time of acquisition.
- b. N-Input Data Points ($\emptyset 302$): The data structure for the data buffer storage is given in Figure 25. CDATA is the switch which contains the starting address of the data buffer to be used. ISTR1 and ISTR2 are the starting addresses of the two buffers. Each buffer is N-words long.
- c. Acquisition Done Flag (Ø103): Bit-Ø of switch ADFLG is set to logic "l" whenever data acquisition of N-points is complete.

Node A3, Process Data (Figure 26). The activities performed by this will be easier to understand if the flow of data through each module is explained. The Input Data (Ø2II) is N-points of acquired data which are stored in a buffer area. The starting address of this buffer is available in switch DATA. The fourier transform of these N-points is computed, and the results are stored back in the same buffer area. Switch SFACTR contains the scale factor for the resulting array. The fourier transformed array serves as an input to the Computer Power Spectrum module. This module computes the power spectrum for first M-frequency components (including DC term). The output for this module is M-element power spectrum array and switch CUMSFI, which has the scale factor for this array. The M-element DF array is added to one of the existing CDF versus frequency arrays. The value of switch TFLG is used to select the final array, where the DF array is added. The data structure associated with each module of this node is explained in the subordinate nodes.

Node A32, Computer Fourier Transform (Figure 27). This node takes the input data from the buffer storage, computes the fourier transform

| CDATA: | STARTING ADDRESS | |
|--------|-------------------|----------------|
| ISTR1: | d ₀ | |
| | d ₁ | Data Buffer #1 |
| | | (N-words long) |
| | | |
| | d _{N-1} | |
| ISTR2: | d ₀ | |
| | d'1 | Data Buffer #2 |
| | | (N-words long) |
| | | |
| | d' _{N-1} | |

Figure 25. Data Structure for Buffer Storage




Figure 26. Node A3, Process Data




Figure 27. Node A32, Computer Fourier Transform

of the N-data points, and stores the results in the original data buffer array. The input/output data structure is shown in Figure 28. Switch DATA contains the starting address for the input/output data buffer area. Each data buffer area is N-words long.

Node A33, Computer Power Spectrum (Figure 29). This node takes the N-point transform array and computes the power spectrum for first M-frequency components. The resultant M-point array is stored in another temporary data storage area whose starting address is stored in switch SPCTRA. The input/output data structure is shown in Figure 30.

Node A34, Computer Damage Factor (Figure 31). The M-point power spectrum array is input to this node (33II). It takes the starting address from the SPCTRA switch and computes the damage factor for each M-data points in the input array. The resultant DF array is passed on to Node A35.

Node A35, Update CDF Array (Figure 32). This node takes the damage factors computed by node A34 and updates one of the 11 CDF versus frequency arrays. Switch TFLG (Ø2C1) is used to select the starting address of the output array which corresponds to the correct temperature interval. The output data structure for CDF versus frequency arrays is given in Figure 33.

Summary

In this chapter, the selection of a microcomputer system to implement MIBDAPS was made. Based on the selected microcomputer system, the partitioning of MIBDAPS into hardware or software realizable modules was performed. A detailed design of MIBDAPS, including mechanization of different modules, input/output data structures, and breakdown of different modules into primitives, was carried out using SADT.

| DATA: | STARTING ADDRESS | |
|--------|-------------------|-------------------------------|
| ISTR1: | d ₀ | |
| | d ₁ | Data Buffer #1 (N-words long) |
| | | |
| | | |
| | d _{N-1} | |
| ISTR2: | ď ₀ | |
| | d' ₁ | Data Buffer #2 |
| | | (N-words long) |
| *** | | |
| | d' _{N-1} | |

Figure 28. Input/Output Data Storage for Node A32




Figure 29. Node A33, Computer Power Spectrum

| DATA: | STARTING ADDRESS | SPCTRA: | SSTORE |
|--------|-------------------------|---------|--------------------------|
| ISTR1: | d ₀ | SSTORE: | s ₀ |
| | d ₁ | | s ₁ |
| | : | | : |
| | : | | • |
| | d _{N-1} | | s _{M-1} |
| ISTR2: | ď | | Output Data Structure |
| | d' ₁ | | |
| | | | |
| | | | |
| | d' _{N-1} | | |
| | Input Data Structure | | |

Figure 30. Input/Output Data Structure for Node A33.





Figure 31. Node A34, Computer Damage Factor






Figure 33. Output Data Structure for Node A35

IV. Design and Implementation of Software

The general design of MIBDAPS discussed in Chapter III presented the foundation for system implementation. The division of the overall system into software and hardward modules was also accomplished. In this chapter, the algorithm for each software module is developed. Subsequently, the LSI-II assembly language code is written for the designed algorithms. The source listing for each software module is included in Appendices E, F, and G. Before the software algorithms are designed, a mathematical analysis of the signal processing function of MIBDAPS is presented. This analysis is performed to determine system parameters and their variation during the signal processing of data.

Determination of System Parameters

The development of any software module requires a priori knowledge of the computation taking place within the module and the relationship of input and output parameters. Therefore, a mathematical analysis of the data acquisition and signal processing functions of MIBDAPS is required. This analysis should result in the type and amount of computation required within each software module of MIBDAPS and the different input/output parameters. Because the processing of the acquired data is to be done in real time (Ref Chap I), timing constraints placed on the system would also be determined in this analysis.

<u>Data Acquisition Analysis</u>. The MIBDAPS is required to digitize the analog vibration signal and the analog temperature before any signal processing is carried out. The acquisition analysis for the analog vibration signal is carried out first. This would be followed by the acquisition analysis for the analog temperature signal.

The analog-to-digital conversion of a continuous signal is a twostep progress, as shown in Figure 34. The analog signal is first sampled, and then followed by quantization of the amplitudes of the sampled signal (Ref 2:155).




Figure 34. Sampling and Quantization of an Analog (From Ref 2:155)

The limitations and applicability of these two steps will first be considered and, particularly, the consequences arising from the selection of a given sampling rate and number of quantizing levels.

The first problem that arises from sampling a continuous signal is that of aliasing. The nature of this problem is illustrated in Figure 35 which shows that the same set of sampled data points can describe a number of time series histories, which are indistinguishable to the digital computer.




Figure 35. Aliasing (From Ref 2:157)

To overcome this problem, the continuous signal which has a finite band width up to and including B rad/sec should be sampled at π/B sec intervals (Ref 2:160). Therefore, the sampling interval ΔT is given as:

$$\Delta T = \pi/B \tag{2}$$

$$B = 2\pi f_{m} \tag{3}$$

where

 f_{m} = maximum frequency content of the signal

From Eq (2) and Eq (3) we get

$$\Delta T = \frac{1}{2} fm \tag{4}$$

The sampling frequency F, which is the reciprocal of ΔT , is given by

$$F = \frac{1}{\Delta T} = 2f_{m}$$
 (5)

Equation (5) defines the sampling frequency required to reduce the effect of aliasing. This rate is also known as the Nyquist sampling rate (Ref 6: 225). The analog vibration signal input to MIBDAPS is expected to have a finite band width extending from OHZ to 1000 HZ (Ref Chap I); therefore, Eq (5) specifies that the sampling frequency for this signal should be equal to or greater than 2000 HZ.

The second step in data acquisition is quantization. "Quantization" is defined as the representation of a variable amplitude series of discrete sample values as an equivalent series of discrete numbers representing their amplitude values. This process can only be an approximation because the number of bits in a digital representation is limited, even though the analog signal can assume an infinite number of values. The

numerical values of the quantized variable may be represented by some form of binary code to permit entry into the digital computer (Ref 2:162). Figure 36 shows the transfer characteristics of the quantizer which gives a 3-bit code for an input analog signal. The analog values are quantized by partitioning the continuum into eight discrete ranges. All analog values within a given range are represented by the same digital code, which corresponds to the nominal mid-range value. There is, therefore, an inherent quantization uncertainty of $\pm \frac{1}{2}$ LSB. The only sure way to reduce this quantization uncertainty is to increase the number of bits for the representation of output and have more quantization levels (Ref 8:69).




Figure 36. Quantizer Transfer Characteristics (From Ref 8:69)

The ADC used for data acquisition in MIBDAPS is a 12-bit successive approximation converter which has one LSB value equal to 25mv (Ref Chap III). Thus the quantization error, which is $\pm \frac{1}{2}$ LSB, is equal to ± 12.5 mv. The analog vibration and temperature signal will have a full-scale value of 5 volts; therefore, the quantization error will be ± 0.25 percent of the full-scale value.

<u>Signal Processing Analysis</u>. The signal processing function of MIBDAPS has been broken down into three sub-functions (Ref Chap III, Node AØ). The mathematical analysis of the signal processing in each subunit will now be carried out.

1. <u>Processing an Analog Vibration Signal</u>. The power spectral density of the digitized vibration signal needs to be computed first before the damage factor for each frequency of interest is computed (Ref Chap III). This can be accomplished by first determining the frequency domain spectrum of the input time domain signal. The Fourier transform is a method that converts a signal from time to frequency domain. Since the input signal is a sampled version of the continuous time domain signal, the discrete fourier transform (DFT) method was used for the transformation. Equation (6) gives the expression for the conversion of N sampled data points from time domain to frequency domain:

$$F(n) = \sum_{k=0}^{N-1} x(k) \exp(\frac{-2\pi nk}{N}), \quad n = 0, 1, 2 \dots N-1$$
 (6)

where F(n) is the nth point in the frequency domain and n(k) the kth point in the time domain. The x(k) may be complex and the F(n)'s are always complex. We can rewrite Eq (6) as

$$F(n) = \sum_{k=0}^{N-1} x(k) W^{nk}, n = 0, 1, 2 ... N-1$$
 (7)

where

$$W = \exp(\frac{2\pi i}{N}) \tag{8}$$

Figure 37 shows the required frequency domain spectrum (Ref Chap I) from 0 HZ to 1000 HZ. The frequency interval Δf , which is 100 HZ, will be used to determine the number of time domain samples required for the Fourier transformation. Equation (9) gives the relationship between Δf and the sampling interval T (Ref 3:87).

$$\Delta f = \frac{1}{T} \tag{9}$$

or
$$T = \frac{1}{\Lambda f}$$
 (10)

also
$$T = Mx\Delta T$$
 (11)

therefore
$$M = \sqrt[T]{\Delta T}$$
 (12)

Equation (12) gives the number of sampled points M required to get a frequency spectrum shown in Figure 37. The relationship between the signal in the frequency domain and time domain is shown in Figures 37 and 38, respectively. From Eq (4) ΔT is computed equal to 0.5 msec, and Eq (10) gives T equal to 10 msec. Therefore, the number of sampled points M required to get the desired frequency spectrum is 20, which is calculated using Eq (12). Once the frequency spectrum of the time domain signal is computed, the next step in signal processing is to compute the power spectral density for each frequency component. After the Fourier transformation, each frequency component F(n) in Eq (6) is a complex number as given in Eq (13):




Figure 37. Frequency Domain




Figure 38. Time Domain

$$F(n) = x_n + jy_n \tag{13}$$

the power spectral density can be calculated using Eq (14):

$$A(n) = (x_n)^2 + (y_n)^2$$
 (14)

However, the nature of the input signal is random (Ref 13) and to get a good representation of the power spectral density a mean value for the P set of spectral density points is taken (Ref 2:195). This is expressed mathematically in Eq (15):

$$\tilde{A}(n) = \frac{1}{p} \sum_{k=0}^{p-1} A(n), n = 0, 1, ... M-1$$
 (15)

where subscript k denotes a unique set of M spectral density values, and \tilde{A} is the mean power spectrual density.

Once the mean power spectral density is computed, the damage factor at each frequency component can be evaluated using Eq (16) (Ref 13):

DF(n) =
$$\frac{k[\overline{A}(n)]^{3\cdot 2}}{(f_n)^{5\cdot 4}}$$
, n = 0, 1 ... M-1 (16)

where

$$\overline{A}(n) = \sqrt{\widetilde{A}(n)}$$
 (17)

Here f_n is the frequency at which the damage factor is being calculated. From Eqs (16) and (17) the following relationship is derived:

DF(n) =
$$\frac{k \left[\{\tilde{A}(n)\}^{\frac{1}{2}} \right]^{3 \cdot 2}}{\binom{f_n}{5 \cdot 4}}$$
, n = 0, 1 ... M-1 (18)

or

DF(n) =
$$\frac{k[\tilde{A}(n)]^{1.6}}{(f_n)^{5.4}}$$
, n = 0, 1 ... M-1 (19)

Equation (19) eliminates the need to compute the root mean square (RMS) of the average power spectral density. The CDF, which is a function of frequency and temperature, is obtained by continuous summation of DF values over a predetermined interval. Equation (20) gives the required relationship:

CDF(
$$t_i$$
, m) = $\sum_{j=1}^{R} DF_j$ (m), m = 0, 1 ... M-1 (20)

Here, t_i represents the ith temperature interval for which the CDF is computed, and subscript j indicates the number of DF value sets that have been summed together.

2. Analog Temperature Signal. The temperature signal is sampled every time a set of 20 data points of the vibration signal is processed and the power spectral density has been computed. Since P set of power spectral density values are summed $[Eq\ (15)]$, there are P temperature values that can be summed up to give an average temperature value \overline{T} . The average temperature value would be available when the DF is computed and the final output array (CDF versus frequency and temperature) is to be updated. The following equation gives the mathematical relationship for \overline{T} (average temperature):

$$\overline{T} = \frac{1}{P} \sum_{k=0}^{P-1} T(k)$$
 (21)

This concludes the mathematical analysis of the data acquisition and signal processing functions of MIBDAPS. The software modules to implement different functional activities will now be developed.

Implementation of Software Modules

The software modules which will be used to perform different functional activities are developed in subsequent paragraphs.

Fourier Transform Module. The Fourier transform is a method to convert the signal spectrum from the time domain to a spectrum in the frequency domain. Since MIBDAPS suses digitized data for processing, the DFT algorithm can be used to transform the digitized vibration signal from the time domain to the frequency domain. Equation (7) gives the mathematical relationship to convert a digitized signal to a frequency domain. A computer program to perform the summation given in Eq (7) can be written, but it turns out that this can be a very slow and time-consuming process if the equation is implemented as given (Ref 6:267). The reason for this inefficiency is that the transformation of N-data points requires N^2 complex multiplications and N(N-1) complex additions (Ref 3:151). To speed up the DFT implementation on the computer, Cooley and Tukey (Ref 3:151) developed a fast Fourier transform (FFT) algorithm, which for $N = 2^X$ points reduces the complex multiplication to Nx/2 and the complex addition to Nx (Ref 3:151).

Appendix C gives the theoretical development of the base 2 FFT algorithms. It was determined earlier that 20 points of DFT are required to get the required frequency spectrum of the vibration signal. N=20 does not satisfy the relationship $N=2^X$ where x is an integer; therefore, a base 2 FFT algorithm would not be used. FFT algorithms for arbitrary factors can also be written (Ref 3:184). An FFT algorithm for 20-point DFT was written, but it was found that 125 complex multiplications and 108 complex additions are required. On the other hand, a 32-point FFT algorithm requires 80 complex multiplications and 160 complex additions,

so it was decided to use a 32-point FFT algorithm. This would give a frequency spectrum from 0 HZ to 1500 HZ, and by picking up the first 11 frequency components, the desired spectrum for MIBDAPS could be obtained. Figure 39 shows the relationship between the time domain signal and the resultant frequency domain signal. The sampling frequency F should now be 3200 HZ [Ref Eq (5)], and the sampling period ΔT becomes equal to 0.3125 msec.




Figure 39. Time and Frequency Domain Signals for 32 Samples

The FFT algorithm developed in Appendix C can handle both real and complex input data. However, the input to MIBDAPS is real data, and computation time would be halved if 2N points of real data are treated as N points of complex data. This would enable the use of an N-point FFT algorithm. The theoretical background for transforming 2N points of real data using an N-point FFT is given in Appendix D; this algorithm was eventually

used for implementation of the Fourier transform module. The description of the algorithm is given in the following paragraphs.

1. Algorithm to Implement Fourier Transform Module. Figure 40 shows the flow chart of the algorithm that was implemented. The input data array is assumed to have 32 real data points in contiguous memory locations. Since the FFT algorithm described in Appendix D would be implemented, it is assumed that the input array has 16 complex data points (all odd points are treated as real points and all even points are treated as complex points). The bit-inversion subroutine is called first so that the data elements are bit-reversed before being processed by the FFT subroutine. This is done to ensure that the output of the FFT subroutine would be in the correct order. The FFT computation is performed on the bit-inversed array; the resultant array would be 16 complex Fourier transformed points. To get the correct transformed array for real data points, the post-processing computation (Ref Appendix D) is performed; this would give the 16 complex values corresponding to frequencies from O HZ to 1600 HZ. Aithough a 32-point real data array should result in 32 complex point Fourier transformed arrays, the algorithm being implemented only gives 16 complex Fourier transformed points. This discrepancy is because the other 16 complex transformed points are the complex conjugates of these points and are obtainable easily. However, these points are not required for further processing in MIBDAPS and, therefore, are not computed.

Description of Different Subroutines.

a. <u>Bit-Inversion Subroutine</u>. The flow diagram for the bitinversion (BIV) subroutine is given in Figure 41. The starting address of the input data array is stored in pointer DATA. The five LSB of the




Figure 40. Flow Diagram from Fourier Transform Module




Figure 41. Flow Diagram for Bit-Inversion Subroutine

address for any data elements are used to compute the bit-inverted address. These two memory location contents are then swapped. This process is repeated for all data elements, and the resulting array is in bit-reversed order.

b. <u>FFT Subroutine</u>. The transformation of input data is carried out in four steps (or passes). The manipulation of data within this subroutine follows the scheme given in the signal flow graph shown in Figure C-2, Appendix C. During the first pass, there are no complex multiplications (Ref Table C-I, Appendix C); therefore, the following equations need to be implemented:

$$R(m)' = R(m) + R(n)$$
 (22)

$$I(m)' = I(m) + I(n)$$
 (23)

$$R(n)' = R(m) - R(n)$$
 (24)

$$I(n)' = I(m) - I(n)$$
 (25)

The letter within the parenthesis signifies a pair of points which are used in the calculation.

The second, third, and fourth pass require complex multiplications because of the W_N^{nk} factor. The equations implemented in these passes are:

$$X(m) = X(m) + X(n)W^{y}$$
 (26)

$$X(n) = X(m) + X(n)W^{Z}$$
 (27)

Here

$$X(m) = R(m) + jI(m)$$

$$X(n) = R(n) + jI(n)$$

$$W^{y} = \exp(\frac{-2\pi i n}{N}) = W^{z}$$

Also, the exponents of W, y and z, are N/2 apart, such that the following relationship holds:

$$W^{y} = -W^{N/2} + y = -W^{Z}$$
 (28)

Equations (26) and (27) can be rewritten using Eq (28).

$$X(m) = X(m) + X(n)W^{y}$$
 (29)

$$X(n) = X(m) - X(n)W^{y}$$
(30)

or

$$R(m) + jI(m) = R(m) + jI(m) + [R(n) + jI(n)](Cosy + jSiny)$$
 (31)

$$R(n) + jI(n) = R(m) + jI(m) - [R(n) + jI(n)](Cosy + jSiny)$$
 (32)

Collecting terms and rearranging Eqs (31) and (32), the following relationship evolves:

$$R(m)' = R(n)Cosy + I(n)Siny + R(m)$$
(33)

$$R(n)' = -R(n)Cosy - I(n)Siny + R(m)$$
(34)

$$I(m)' = -R(n)Siny + I(n)Cosy + I(m)$$
(35)

$$I(n)' = R(n)Siny - I(n)Cosy + I(m)$$
(36)

Equations (33), (34), (35), and (36) are finally used in computation during the second, third, and fourth pass. The flow diagram for the FFT subroutine is given in Figure 42. The flow diagram shows a call to subroutine SCALE; this subroutine is used to ensure that the data array is scaled to avoid any arithmetic overflow during computations in any pass. The flow diagram for the subroutine SCALE is shown in Figure 43. Before the subroutine is called, it is assumed that the starting address is loaded in Register RO, and the number of points in the array is stored in Register R1.




Figure 42. Flow Diagram for FFT Subroutine






Figure 43. Flow Diagram for Subroutine SCALE





c. <u>Post-Processing Subroutine</u>. After the FFT of input data is completed, the post-processing of the resulting array is carried out to get the correct output array (Ref Appendix D). Equation (D-8), Appendix D, is rewritten below:

$$X(n) = \frac{1}{2}[V(n) + V*(N-n)] + \frac{1}{2}[V(n) - V*(N-n)]W_{2N}^{n}$$
 (37)

where

$$V(n) = Y(n) + jZ(n)$$
(38)

Substituting Eq (38) in Eq (37) and separating the real and imaginary parts, the following relationships are derived.

$$Re[X(n)] = \frac{1}{2}[Y(N-n)] + Cos(\frac{\pi n}{N})[Z(n) + Z(N-n)] - Sin(\frac{\pi n}{N})[Y(n) - Y(N-n)]$$
(39)

$$Im[X(n)] = \frac{1}{2}[Z(n) - Z(N-n)] - Cos(\frac{\pi n}{N})[Y(n)-Y(N-n)]$$

$$- Sin(\frac{\pi n}{N})[Z(n) + Z(N-n)]$$
 (40)

If Rp, Ip, Rn, and Im are defined as follows

$$Rp = Y(n) + Y(N-n) \tag{41}$$

$$Ip = Z(n) + Z(N-n)$$
 (42)

$$Rm = Y(n) - Y(N-n)$$
 (43)

$$Im = Z(n) - Z(N-n)$$
 (44)

and using the fact that $Sin\left[\frac{(N-n)\pi}{N}\right] = Sin(\frac{n\pi}{N})$ and $Cos\left[\frac{(N-n)\pi}{n}\right] = -Cos(\frac{n\pi}{n})$, Eqs (39) and (40) can be rewritten:

$$Re[X(n)] = Rp + Ip Cos(\frac{n\pi}{N}) - Rm Sin(\frac{n\pi}{N})$$
 (45)

$$Im[X(n)] = Im - Ip Sin(\frac{n\pi}{N}) - Rm Cos(\frac{n\pi}{N})$$
 (46)

$$Re[X(N-n)] = Rp - Ip Cos(\frac{n\pi}{N}) - Rm Sin(\frac{n\pi}{N})$$
 (47)

$$Im[X(N-n)] = Im - Ip Sin(\frac{n\pi}{N}) + Rm Cos(\frac{n\pi}{N})$$
 (48)

Equations (45), (46), (47), and (48) were eventually used in the implementation of the post-processing subroutine. The flow diagram for the post-processing subroutine is given in Figure 44.

3. Assembly Language Code for FFT. The FFT algorithm was coded in LSI-11 assembly language. A deviation from the flow diagram of Figure 42 was made and all other subroutines (SCALE, BIT INVERSION, POST-PROCESSING) were included in the FFT subroutine. Appendix E gives a source listing of FFT subroutines. The complete analysis of the subroutine execution time is also given in Appendix E.

Power Spectrum Module. The Fourier transformed array, which is the output from the Fourier transform module, contains 16 complex frequency components. The power spectrum for the first 11 frequency components (from 0 HZ to 1000 HZ) needs to be computed. This is accomplished using a subroutine called PRSPEC (Power Spectrum). The flow diagram from the subroutine PRSPEC is shown in Figure 45, which shows that the first 11 frequency components of the power spectrum are calculated by squaring the real and imaginary parts and summing them together. The output is added to the previous elements of an array whose starting address is stored at pointer SPCTRA. This feature helps in computing the average power spectrum which would then be used for computing the damage factor at each frequency of interest [Ref Eq (15)]. The assembly language code for PRSPEC is given in Appendix F; this appendix also contains the analysis of execution time for this subroutine.




Figure 44. Flow Diagram for Post-Processing Subroutine




Figure 45. Flow Chart for Subroutine PRSPEC

<u>Damage Factor Module</u>. The subroutine to calculate the DF at each frequency of interest implements Equation (19), which is rewritten:

DF(n) =
$$\frac{K[\tilde{A}(n)]^{1.6}}{f(n)^{5.4}}$$
, n = 0, 1, ... 10 (49)

or

$$DF(n) = K'[\tilde{A}(n)]^{1.6}$$
(50)

where

$$K' = \frac{K}{f_n} \cdot 5.4$$

Since the factor K is constant for each frequency, the function implemented in this subroutine is $\left[\tilde{A}(n)\right]^{1.6}$. To implement this exponential factor, the expected values of $\tilde{A}(n)$, which are going to be less than equal to 1.0, were divided into 10 intervals as shown in Figure 46.




Figure 46. Damage Factor Versus A Curve Divided Into 10 Intervals

A polynomial curve fit program PLSCF, available as an AFIT Library subroutine on the CDC 6600 computer (Ref 15:A-5), was used to fit polynomial curves to each of the 10 intervals shown in Figure 46. It was
experimentally determined that if the ordinate (DF) was divided into 8
intervals, shown in Figure 47, a second-order polynomial gave the least
RMS error for these intervals as compared with RMS errors for other combinations of intervals. Appendix K gives a description of the curve
fitting program. The equation for a second-order polynomial and the
coefficients for the 8 intervals (Figure 47) are also given in Appendix K.




Figure 47. Damage Factor Versus Ā Curve with the Selected Intervals for Curve Fitting Program (8 Intervals)

The flow diagram for the subroutine to compute the damage factor is given in Figure 48; this subroutine is called POLYN. Note that the




Figure 48. Flow Diagram for Subroutine POLYN

resulting DF values are added to the existing elements of the selected output array (Ref Chap III). This is done to get the CDF as a function of temperature and frequency. The assembly language code for subroutine POLYN is given in Appendix G. This appendix also gives an analysis of execution time for this subroutine.

<u>Control Executive (EXEC)</u>. The Control Executive is the systems program that handles the execution of all the modules in MIBDAPS. The control and synchronization of different activities is also handled by this program.

The state transition diagram that shows the initial switching on sequence is given in Figure 49. Once the power is switched ON to the system, the microcomputer executes its own interval microcode and jumps to location $(17300)_8$ where if finds a WAIT instruction. Once the POWER OK or POWER FAIL interrupt occurs, the service routine for either of these interrupts is executed. In case the POWER ON sequence is successful, the execution of the system starts.

Figure 50 shows the flow diagram for the continuous execution of the system. The acquisition of data is done using the interrupt feature of ADVII-A. Therefore, the data acquisition occurs while the processing of previously acquired data is going on. The real time clock would be used for synchronization for the entire data acquisition and processing cycle, but this feature has not yet been included in the flow diagram. The "dashed" block in Figure 50 (page 94) would accomplish the synchronization of different processing cycles.

The assembly language code for EXEC is given in Appendix H. The execution time analysis is also included in Appendix H.




Figure 49. State Transition Diagram for Initial Power ON Sequence




Figure 50. Flow Diagram for Continuous Execution




Figure 50. Flow Diagram for Continuous Execution (cont)




Figure 50. Flow Diagram for Continuous Execution (cont)

Summary

In this chapter, the mathematical analysis of data acquisition and processing functions of MIBDAPS was presented. The theoretical background necessary for the development of each software module was discussed. This was followed by the generation of a flow diagram and assembly language code for each software module. The design of hardware realizable modules of MIBDAPS is undertaken in the next chapter.

V. Design and Implementation of Hardware

Introduction

The design and implementation of software realizable modules of MIBDAPS was presented in Chapter IV. The next step in the development of MIBDAPS was the design and implementation of hardware realizable modules (Ref Chap III). In this chapter, the general design approach is discussed and the implementation of the designed circuits using standard off-the-shelf integrated circuits is explained. At the end of this chapter, the DC power supply requirements are discussed and the use of standard DC power supply modules is suggested. The author's conception of the prototype module of MIBDAPS along with its physical dimensions is also presented.

Design of Hardware Circuits.

The design of different hardware realizable modules is described in the following paragraphs. The design is based on the functional requirements spelled out in Chapter III.

System Clock Generation Circuit. The data acquisition function of MIBDAPS required that the vibration analog signal be sampled at a frequency of 3200 HZ (Ref Chap IV). Therefore, to gather data at this sampling rate, it was necessary to trigger the ADC (ADVII-A) by a 3200 HZ external clock (Ref 11:335-338). The same clock was also required to synchronize different processing loops during system execution (Ref Chap IV). Figure 51 is the schematic that shows the hardware configuration where the system clock was used. It should be noted that the output of the clock is fed to the RTC before being applied to the ADC. This has

been done to ensure that the clock is conditioned by the Schmitt trigger circuit on the RTC board (Ref 11:211-212) before being applied to the ADC.




Figure 51. Hardware Configuration Showing System Clock Generator

To design a stable 3200 HZ clock, SN74LS424 clock generator IC and a 64K HZ crystal were used as the reference oscillator (the choice of crystal frequency was arbitrary). This reference frequency was divided down to get the required 3200 HZ clock. Two SN7490 ICs were configured to accomplish the appropriate frequency division. Figure 52 shows the circuit diagram of the designed clock generator.

POWER ON Interrupt Circuit. The LSI-11 bus foundation module (DRV11-P), which is manufactured by DEC, can be used for user defined interfaces (Ref 11:169). This module is supplied with the logic necessary for interfacing to the LSI-11 bus. This logic includes bus transceivers, a device address comparator, protocol logic, interrupt logic, vector address comparator, and bus receivers and invertors (Ref 11:169). The




Figure 52. Circuit for System Clock Generator

device interrupt generator and vectors address generation feature of this module were used in the design of the POWER ON interrupt circuit.

The POWER OK interrupt occurs whenever the DC power to the system has been switched ON and +5V, +12V DC supplies are within acceptable limits. The POWER ON transition and a signal from the power sense circuit would be used to generate the requisite sequence of signals necessary to activate the interrupt and vector address generator feature on the DRVII-P. (The reader is referred to Ref 11:177 for an understanding of the logic requirement placed on the requesting device.)

The block diagram of the designed circuit is given in Figure 53.




Figure 53. Block Diagram of PWROK Interrupt Generator

This circuit assumes that the +5V supply is available to itself and the DRVII-P module before the POWER ON switch (SWI) makes the OFF-to-ON transition. This assumption would create a problem if there is only one power ON/OFF switch in the system. The solution to overcome this problem




Figure 54. Circuit Diagram for POWER OK Interrupt Generator

is to have a RUN/STANDBY switch, which is put to the STANDBY position before the POWER ON/ORR switch is switched ON. The RUN/STANDBY switch is then switched to the RUN position, which would generate the appropriate signal sequence for the interrupt and interrupt vector generation logic on the DRVII-P. Figure 54 shows the designed circuit diagram along with the timing diagram of the logic signals generated.

POWER FAIL Interrupt Generator. This circuit would be used to generate an interrupt whenever a power failure occurs or when the RUN/STANDBY switch makes a RUN-to-STANDBY transition. Figure 55 shows the block diagram of the hardware configuration required. This circuit was not designed due to the shortage of time. The DRVII-P could be used to generate the POWER FAIL interrupt; however, a logic circuit to initiate the interrupt request and interrupt vector cycles would have to be designed.




Figure 55. POWER FAIL Interrupt Generation Logic

Operational Time Recorder. The block diagram for the operational time recorder is given in Figure 56. The system clock is fed to this

circuit, and it keeps track of the time for which the system remains operational. Whenever the operational time reaches the 15-hour limit, an interrupt is generated and the system executives a "halt" cycle.

The operational time is also displayed on the front panel. In case either a power failure occurs or the system is switched to STANDBY mode, the current operational time would be stored in the core memory. This is done to obtain the total operational time for which the system monitors a test piece in case the system was operated in different time segments.




Figure 56. Operational Time Recorder

Power Supply Requirement

The power requirement for each hardware module used in MIBDAPS is tabulated in Table IV. The +5V DC supply is required to source a maximum current of 16.63A, and the +12V is required to source 2.21A maximum. A comparative analysis of the +5V and +12V DC supplies available from different manufacturers was done. The following characteristics were compared during this analysis: maximum output current, load regulation, ripple and

noise, case size, and weight. Based on this analysis, model numbers

HE 252 and HE 212, the +5V DC and +12V DC supplies, manufactured by

Computer Products Incorporated, are the recommended DC power supplies

for MIBDAPS. Table V lists the salient features of these recommended

supplies; it should be noted that the maximum rated current for the supplies is more than the required maximum current for MIBDAPS (see Table IV).

This would enable future additions of the required hardware modules.

Mechanical Description of MIBDAPS

The author's conception of the final shape of MIBDAPS (called MIBDAPS-I) is given in Figure 57. The detailed diagram showing the layout of different subunits and their dimensions is given in Figure 58. It should be noted that the rear view shows an AC inlet socket and an RS-232 outlet. The RS-232 would be provided to connect the system to a TTY, which would be used as an I/O device to get a printout of CDF versus frequency and temperature arrays.

Summary

In this chapter, the design and implementation of two hardware modules was presented along with the block diagram descriptions of the other two hardware modules which need to be designed. The power supply requirements was determined and a recommendation for off-the-shelf DC power supplies was made.

The physical dimensions for the mainframe and the location of subunits within the mainframe were made. Diagrams depicting the physical
chape and dimensions of MIBDAPS have also been drawn. Integration of the
system was accomplished next. The results of testing the integrated system are discussed in the following chapter.

TABLE IV . Power Requirement for MIBDAPS

| Description of Modules | Current Required From +5V Supply (nominal/maximum) | Current Required From +12V Supply (nominal/maximum) 0.8A/1.1A | |
|--|---|--|--|
| LSI-11M Processor | 1·8A/2·4A | | |
| DLV11 Serial Line Unit | 1·6A/1·6A | 0·18A/0·25A | |
| ADV11-A A/D Convertor | 2.0A/2.0A | 0·45A/0·45A | |
| MMV11-A 4K Core Memory | 3·0A/7·0A | 0·6A/0·6A | |
| REVII-C Boot- strap ROM and Terminator | 1.0A/1.88A | | |
| KWVll-A Real Time Clock | 1·75A/1·75A | 0·01A/0·01A | |
| Total current requirement requirements | uirement for +5V supply = uirement for +12V supply | 11·15A/16·63A. = 2·04A/2·21A. | |

TABLE V
Recommended Power Supply Characteristics

| Description | Output Current (maximum) | Load Reg. Maximum (NL-FL) | Ripple and Noise | Case Size (in.) L x W x H | Weight (1bs.) |
|---------------------------------------|--------------------------------|---------------------------------|----------------------------|---------------------------------|------------------|
| +5V HE 252 (110V AC output) | 20·0A | <u>+</u> 0·1% | 50MV P-P (13 MV RMS) | 6·5x4·5x | 3.25 |
| +12V HE 212 (110V AC output) | 3·0A | +0.1% | 20MV P-P (2MV RMS) | 6·5x4·5x 1·8 | 1.7 |




Figure 57. Author's Conception of the Final Shape of MIBDAPS




Figure 58. Location of Subassemblies in the Mainframe

VI. Testing and Experimental Results

Introduction

The testing of the software during the development stage, the integration of hardware and software, and the testing of the integrated system are discussed in this chapter. The experimental setup used in both the software development stage and the system integration stage is explained, and the results of the experimentation and software developed for testing are presented at the end of the chapter.

Software Debugging and Testing

The software algorithms that were designed and coded in Chapter IV were debugged and tested on a PDP-11/03 minicomputer system. The configuration of the development system used is given in Figure 59. A three-step approach was taken to develop software. First, the assembly language code was assembled and syntax errors were removed. Second, the logical errors detected during program execution were debugged. And, lastly, the testing of software for computational accuracy was done. The flow diagram given in Figure 60 shows the complete software development cycle.




Figure 59. Configuration of the Software Development System




Figure 60. Software Development Cycle
. 109




Figure 60. Software Development Cycle (cont)

Testing of Software Modules. After the syntax/semantics and logical error had been removed, the testing of each software module was undertaken. The approach followed was to write FORTRAN simulated programs which duplicated the computations performed by the software module being tested. These simulation programs were executed on the CDC 6600. The input data to the simulation programs was similar in format and value as that used during the execution of the actual software module. The results obtained from the simulation were compared with earlier results from the system software and, in case of discrepancies, the system software code was checked for computational errors. Appendix J gives the simulation program used to check the subroutines FOURIE, PRSPEC, and POLYN (Ref Chap IV). The test data used and the results obtained from the simulation programs and system programs are also tabulated for comparison (Ref Appendix J). These results are discussed at the end of this chapter.

Integration of Software and Hardware

The system integration was done once the software modules had been developed and tested. The system integration phase required setting up a bench model for MIBDAPS and testing the control execution. The timing constraints for both data acquisition and processing were also determined at this stage.

Bench Model for MIBDAPS. The configuration of the bench model for MIBDAPS is given in Figure 61. The function generator was used to simulate the vibration signal, and the square wave generator was used as the system clock. The bench model was tested by running the control executive program which exercised the data acquisition and processing function




Figure 61. Configuration of the Bench Model for MIBDAPS

of MIBDAPS. To check the results at different stages of acquisition and processing, a decimal print-out subroutine called DECPR was included; this subroutine was called by a macro called DECMAC. The source listing for subroutines DECPR and macro DECMAC is included in Appendix I. The final source listing for the control executive, which is given in Appendix H does not contain this print-out feature because during the actual operation of MIBDAPS the intermediate results are not required to be printed. The results of the control executive operation are discussed later in the chapter.

Results of the Experimentation

The result obtained from testing individual software modules and the operation of the control executive are presented in the following sections.

Software Test Results. The results of software testing are presented as the root means square (RMS) error between the output from the simulation program and the output from the actual software module. These results are given in the tables in Appendix J. The RMS error criterion was used because an estimate of the average error for each software module was desired. The mean of average RMS error is .0387 (see Appendix J). This error is acceptable because it is much less than the specified tolerance of $\pm 10\%$ (Ref 13).

<u>Execution Results for Control Executive</u>. The two aspects that are important from the functional standpoint of MIBDAPS are the execution time for the acquisition and processing loop and the accuracy of time computations.

The execution times for each software module were computed separately (Ref Chap IV), and the total execution time for the control executive was computed using the flow diagram given in Figure 62. The loop that computes the power spectrum for a new set of data points takes 29.391 msec, and the time taken to compute the damage factor once the average power spectrum has been computed (Ref Chap IV) is equal to 4.596 msec. Figure 63 shows the timing relationship between the actual acquisition and processing time and the desired time as defined in the initial requirement (Ref Chap I). The designed system, therefore, would update the CDF versus frequency and temperature array every 298.48 msec. For a new set of 32 data points, the power spectrum computation takes 29.36 msec; the average over 10 such intervals would yield a good estimate of the power spectral density of the input vibration signal. This estimate would not be in error as compared with the average power spectral density obtained if the power spectrum computed had taken less than 10 msec (as originally stipulated). This statement is true because the input vibration signal can be assumed to be wide-sense stationary (Ref 13), and the estimate of the average power spectral density of such a signal depends on the number of power spectrum samples that are averaged and not on the rate at which these samples are available (Ref 6).

<u>Interpreting the Output Array</u>. The CDF versus frequency and temperature array would contain fractional binary numbers that have to be correlated with actual physical data. An analysis of the scaling introduced during data acquisition and processing of data is now discussed.

Assume that an accelerometer is used as the vibration signal sensor which gives out a voltage of Kl for every 32 ft/sec² of acceleration. (This acceleration is referred to as one "g.") Therefore, the input voltage from the vibration signal is given by the equation:




Figure 62. Execution Time for Control Executive




Figure 63. Timing Relationship Between Actual and Desired Execution Times

$$e(k) = K_1G(k) (51)$$

Here, G(k) is the acceleration encountered by the test piece.

The analog-to-digital convertor, ADVII-A, gives a 12-bit binary representation of the input voltage. Since the computation carried out in MIBDAPS assumes fractional numbers (Ref Chap IV), an input voltage of one volt would be represented by the fraction K_2 which is defined below.

$$K_2 = \frac{(007777)_8 \times 2^{-15}}{5 \cdot 12} \tag{52}$$

Therefore, each data point x(n) is given by the following equation:

$$x(k) = K_2 e(k) \tag{53}$$

The Fourier transformation of these data points yields the equivalent value in the frequency domain. Using Eq (6), we get

$$F(n) = \sum_{k=0}^{N-1} x(k) W^{nk}, n = 0, 1, ... N-1$$
 (54)

since the Fourier transformation module (subroutine FOURIE) scales the data array to avoid memory overflow (Ref Chap IV). Therefore, the resultant Fourier transformed array is given by the following:

$$Z(n) = (SFACTR)F(n)$$
 (55)

Here, SFACTR is the value by which the Fourier transformed array has been scaled. (This value in subroutine FOURIE has been fixed equal to 3.)

The power spectrum subroutine PRSPEC introduces another scale factor called CUMSF1 (Ref Chap IV). Also, since an average power spectrum density is computed, Eq (15) can be modified to give:

$$\tilde{A}'(n) = K3\bar{A}(n) \tag{56}$$

where
$$K3 = CUMSF1_{p}$$
 (57)

and
$$A(n) = |Z(n)|^2$$
 (58)

The cumulative damage factor computation introduced a scale factor called CDSFi (here i = 1, 2, ...11), and Eq (19) can be modified and rewritten as:

$$CDF(n) = K4[\tilde{A}']^{1.6}$$
 (59)

where
$$K4 = \frac{CDSFi}{[f(n)]^{5\cdot4}}$$
 (60)

The equations derived here can be used to interpret the output array CDF versus frequency and temperature.

Summary

In this chapter, the testing procedures used to check the software modules as well as the integrated system were discussed. The experimental results obtained for individual software modules and also for the overall system were presented. The scale factors introduced by each software module and the equations necessary to interpret the output array were also derived.

VII. Recommendations and Conclusions

Introduction.

At present, a bench model of MIBDAPS exists; the development of a prototype model will require additional work. This effort would include developing software to test the system's accuracy, configuring the hard-ware in a mainframe, and incorporating the system error detection and recovery features. This chapter presents recommendations for future development and conclusions of the investigation.

Recommendations

The recommendations for future work are listed in the following paragraphs:

- Software to test the performance and accuracy of results should be developed. This software should include provisions to generate input test signals which duplicate real world signals. The software should gather memory overflow statistics for varying operating intervals.

 These statistics would enable the determination of the fail-safe operating period.
- The software to output the CDF versus frequency and temperature arrays, at the conclusion of the system operation, needs to be developed. This software should either print the output arrays in a tabular form or plot CDF versus frequency and temperature contours. (The availability of a plotter is essential for the latter.)
- At present, the control executive includes a latent code which needs to be activated in the future. This latent code has been written to handle the acquisition of a temperature signal. It would also

compute the average temperature during the interval when the power spectral density is being computed.

- The ADC used in the bench model can handle 16 single-ended inputs. At present, only two inputs are being used for acquiring the analog
 temperature and analog vibration signals. Therefore, similar data from
 seven additional test pieces can be acquired and processed. The possibility of increasing the number of test pieces monitored by MIBDAPS should
 be explored. Changes in existing control executive would be required for
 handling the additional data.
- The need to minimize the existing MIBDAPS configuration is vital to those applications where size and weight of MIBDAPS is critical (Ref 13). In case this venue is explored for developing the prototype, then the following changes are suggested to the existing system:
- a. Use of static RAM in place of core memory would decrease the weight and power requirement.
- b. Use of custom-designed dual channel ADC would eliminate the need for the DEC manufactured ADC board.
- c. Design of a dedicated FFT hardwired module would decrease the memory requirements for the software. The FFT integrated circuit chip R5601*, manufactured by Reticon, would be a candidate device. If designed, the FFT module should be bus-compatible with the LSI-11M microcomputer and act as a DMA device.
- The DC power sense circuit which would sense DC supply variations needs to be designed. At switch ON, if the DC supply is within limits, this circuit would send a signal to the POWER OK interrupt generator.

^{*}Ref Preliminary Data Sheet: Quad Chipped Transversal Fitter, 27 March 1978.

In the event of power failure, this module would signal the POWER FAIL interrupt generator circuit which, in turn, would interrupt the processor (Ref Chap IV).

- An operational time recorder is required to keep track of the time for which the system remains in operation. There should be provisions to move the current value in the buffer register (Figure 56) to memory. This would enable the permanent record of total operational time. There should also be provisions to move the previously stored operational time back to the buffer register and recording the additional operational time. This would enable the system to record the aggregate operational time even if the system is required to monitor the same test piece at different intervals.
- The DC power backup for use in case of a main power failure should also be designed for the prototype. The backup power should maintain the system for the duration it takes to execute the power fail service routine.

Conclusions

The bench model of MIBDAPS as implemented is the first step towards developing a prototype system. The initial design and implementation of different functions of MIBDAPS were successfully carried out. The choice of the LSI-11M microcomputer as the processor for MIBDAPS and the development of software to acquire and process data fulfilled the initial requirements placed on MIBDAPS (Ref Chap II).

The time constraints placed on the processing function of MIBDAPS were exceeded because of the software implementation of the FFT module. The individual software modules have been tested and found accurate

within the bounds of a 16-bit machine. Therefore, the testing of the integrated system would be a fairly easy task. The incorporation of the recommendation discussed earlier in this chapter would result in a prototype model. This prototype system would then accomplish the acquisition and processing of requisite data for damping the layer breakout design as envisioned by AFFDL.

The computation accuracy of the data acquisition and processing functions of the integrated system (MIBDAPS bench model) could not be determined because of the shortage of time. But because the performance of the individual software modules was acceptable, it is a fair assumption that the integrated system would perform accurately, too.

The designed system in its present form shows the practicability of using the state-of-the-art technology to accomplish the task of data acquisition and processing.

The application of such a system is not limited to monitoring aircraft hardware for vibration and temperature data only. It can be configured to act as an environmental recorder where additional analog signals need to be monitored and processed. This could be accomplished by making appropriate changes in the software. In its present form, the system is capable of computing the FFT and power spectrum of a signal; therefore, this feature can be used for spectrum analysis functions. This investigation has successfully demonstrated the feasibility of developing a microcomputer based system from the conceptual phase to a working bench-type model.

Bibliography

- 1. An Introduction to SADT, Structured Analysis and Design Technique, Softech Inc., November 1976 (9022-78R).
- 2. Beauchamp, K. B. <u>Signal Processing Using Analog and Digital Techniques</u>. John Wiley and Sons, 1973.
- 3. Brigham, E. Oran. <u>The Fast Fourier Transform</u>. Englewood Cliffs, New Jersey: Prentice-Hall, Inc., 1974.
- 4. Bursky, D. et al. "Microcomputer Selection Guide," <u>Electronic</u> Design, 11: 66-78 (May 24, 1978).
- 5. Cooley, J. W., P. W. Lewis, and P. D. Welch. "The Fast Fourier Transform Algorithm: Programming Consideration in the Calculation of Sine, Cosine and Laplace Transform," <u>Journal of Sound and Vibration</u>, 12: 315-337 (1970).
- 6. Cooper, J. W. <u>Minicomputer in the Laboratory</u>. John Wiley and Sons, Inc., 1977.
- 7. Eckhouse, Jr., R. H. <u>Minicomputer Systems Organization and Programming</u> (PDP-11). Englewood Cliffs, New Jersey: Prentice-Hall, 1975.
- 8. Hratek, E. R. A User's Handbook of D/A and A/D Convertors. John Wiley & Sons, Inc., 1976.
- 9. Maneely, J. R. <u>Design of a Laboratory Data Acquisition System</u>.

 MS thesis presented at the Air Force Institute of Technology, Wright-Patterson Air Force Base, Ohio (78-4).
- M2-8932. Operation and Maintenance Instruction Manual for LSI-11M CPU. Norden Systems, Inc.
- 11. <u>Microcomputer Handbook</u> (second edition). Digital Equipment Corporation, 1977.
- 12. Oppenheim, A. V. and R. W. Schafer. <u>Digital Signal Processing</u>. Englewood Cliffs, New Jersey: Prentice-Hall, 1975.
- 13. Rogers, Lynn., personal interviews, March-November 1978, Aerospace Engineer, Air Force Flight Dynamics Laboratory, Wright-Patterson Air Force Base, Ohio.
- 14. Structured Analysis: Reader's Guide. Softech Inc, May 1975 (9022-73.2)
- Subprogram Library Guide. Aeronautical Systems Division, Computer Center, Wright-Patterson Air Force Base, Ohio. Brochure, January 1978.

APPENDIX A

STRUCTURED ANALYSIS AND DESIGN TECHNIQUE

APPENDIX A

Structured Analysis and Design Technique

This appendix (Ref 9) gives a short description of how structured analysis (SA) models are constructed and explains the SA diagram conventions used in this paper. It must be noted that the format used to present the models in this paper is not standard according to the rules developed by SofTech. The changes were made to present the models in a manner which is more familiar to readers who have no experience with SA models. Although the format is not that used by SofTech, the diagrams of the models are organized and related according to SofTech procedures, and the conventions used to construct individual diagrams are standard.

The structured analysis design technique (SADT) is a general purpose top-down, modular technique for modeling functions. The functions may be as varied as farming or manufacturing, but SA was developed primarily as a software requirements definition and design tool. Although a complete SA model actually consists of two models, one for activities and one for data, this paper employs only activity models so the conventions described here are those which apply to activity models.

An SA activity model consists of a series of diagrams which present in progressively more detail the activities necessary to perform some function. Each diagram represents a self-contained activity which is part of the overall function. A diagram shows how its activity is decomposed into subactivities and how the subactivities are related to each other. The subactivities in each diagram may then be decomposed on separate diagrams which leads to a tree structure of several levels. At the top is one diagram which represents the whole function, and at the bottom

Figure A-1 shows how an SA model would appear if all the diagrams were on one page. Of course, in real SA diagrams only one level of decomposition is shown, but the figure demonstrates the top-down nature of SA and the way activities are grouped into modules. In the figure, as in real models, one large box represents the whole function, and that is decomposed into successive levels of related activities. The decomposition process continues until the desired amount of detail has been developed, which may require more levels than shown in Figure A-1. Another thing to note is that while the figure shows only three subactivities in each decomposition, any number from three to six is acceptable.

From Figure A-1, it should be apparent that SA diagrams are constructed with boxes and arrows. In an activity model, each box represents an activity and is called a "node." Arrows represent data where the word "data" is used in a very general sense to include anything that is not an activity. Figure A-2 shows the different meanings given to arrows depending on which side of a box they enter or leave. An input is data that is modified by the activity to produce an output. A control is data which may or may not be converted into output, but which in some way restricts the activity (starts or stops it, for example). Every box must have at least one control arrow. A mechanism is a person or thing which acts as a processor. Mechanism arrows are often omitted when the processor is the same for all nodes. No limit is placed on the number of arrows which may interface with a side of a box, but it is common practice to group related types of data.

Between boxes, arrows may split and join. In general, all branches of an arrow contain the same data unless a branch is given a separate label. This convention is summarized in Figure A-3, which also gives two

forms of OR branches. The OR branches are used to show that data follows one path or the other, but not both.

When two nodes are related so that the output of each is a control for the other, a special two-way arrow may be used. Figure A-4 shows a mutual control situation with a two-way arrow and the equivalent form with normal allows. An arrow showing mutual control has two labels separated by a slash; the first label identifies data going forward, and the second is the feedback data.

A special numbering system is used to distinguish between nodes at different levels and between nodes at the same level. In an activity model, node numbers are prefixed with the letter "A." For preliminary nodes, A is follows by a dash and a number. Node A-1 may be used to show the model in relationship to other functions (Figure 3). Node A-Ø serves as a cover sheet for the model; the node is simply a box showing inputs, outputs, controls, and mechanisms for the function which the model is to describe (Figure 4). Decomposition begins in node AØ. Note in Figure 5 that each box of the decomposition is numbered; the boxes on all decomposition diagrams are numbered, and this number is used to form the node number. For the activities subordinated to node AØ, the node number is simply the box number on AØ, Process Data in Figure 15, for example, becomes node A3. From this level on, the node number is a combination of the node number of the parent diagram and the box number of the subordinate. As an example, the decomposition of Process Data is given in Figure 26. Box 2, Compute Fourier Transform, is assigned the node number A32. Subordinates of A32, if diagrammed, would have the numbers A321, A322, and so on through the last box number.





Figure A-1. Top-down View of an SA Model (Ref 9)



128




Figure A-3. Arrow Branches (Ref 9)




Figure A-4. Arrows Showing Mutual Control

(Ref 9)

A special code called an ICOM code (input, control, output, mechanism) is used to identify arrows. The code contains a number, a letter, and another number (Figure A-5).




Figure A-5. ICOM Code

The first number has two parts: the digit immediately preceeding the letter is that of source or destination box, and the digits preceeding this number identify the node on which the box is located. The letter refers to the type of arrow: I for input, C for control, O for output, and M for mechanism. The last number distinguishes between arrows of the same type on a box. One exception to the rule is node AØ where the ICOM code has no number preceeding the letter; this has been done to differentiate between signals within the system and signals which are input, output, or control from the outside world. If any signal that appears on node AØ is also present on a subordinate node, the identifying ICOM code remains unchanged.

A few important points about the text describing each SA diagram must be included here. The text is intended to point out the highlights

of a diagram and not repeat all the details. As an aid to following the discussion, the ICOM code is included in parenthesis following any reference to specific diagram features. Finally, the text describing the diagrams in this paper includes I/O specifications, which are not a standard SA practice.

APPENDIX B

INSTRUCTION TIMING

APPENDIX B

Instruction Timing

LSI-11M Instruction Execution Time (Ref 10)

The execution time for an instruction depends on the instruction itself, the modes of addressing used, and the type of memory referenced. In most cases, the instruction execution time is the sum of a basic time, a source address (SRC) time, and a destination address (DST) time.

Instr Time = Basic Time + SRC Time + DST Time
(Basic Time = Fetch Time + Decode Time + Execute Time)

Some of the instructions require only some of these times. All timing information is in microseconds, unless otherwise noted. Times are typical; processing timing can vary $\pm 20\%$.

The following talbes give the basic time for the LSI-11M instruction set.

TABLE B-I
Source and Destination Times

| Mode | SRC Time (Word) | SRC Time (Byte) | DST Time (Word) | DST Time (Byte) |
|------|--------------------|--------------------|--------------------|--------------------|
| 0 | ø | Ø | . 0 | Ø |
| 1 | 1.05µs | 1.Ø5µs | 1.3صs | 1.30µs |
| 2 | 1.55 | 1.80 | 1.55 | 1.80 |
| 3 | 2.55 | 2.55 | 2.55 | 2.55 |
| 4 | 1.80 | 1.80* | 1.80 | 1.80* |
| 5 | 3.35 | 3.35 | 3.35 | 3.35 |
| 6 | 2.85 | 2.85 | 2.85 | 2.85 |
| 7 | 4.35 | 4.35 | 4.35 | 4.35 |

*If R6 or R7 is used with Mode 4 and Byte operation, add $\emptyset.25\mu s$ to SRC time and $\emptyset.25\mu s$ to DST time.

TABLE B-II Basic Time (DOP)

| SMØ DMO | SM1-7 DMØ | SMØ DM1-7 | SM1 -7 DM1 -7 |
|------------|--|---|--|
| 1.75µs | 2.55µs | 4.55µs | 4.55μs |
| 2.25(1) | 4.05(1) | 4.55(2) | 5.55(2) |
| 2.80 | 2.80 | 4.80 | 4.80 |
| 3.05 | 3.05 | 3.05 | 3.05 |
| 2.55 | 3.55 | 3.80 | 2.80 |
| 2.80 | 2.80 | 2.80 | 2.80 |
| 3.05 | 3.05 | 4.30 | 4.30 |
| 2.80 | 3.80 | 5.55(2) | 6.55(2) |
| 2.30 | - | 4.05 | • |
| | DMO 1.75µs 2.25(1) 2.8Ø 3.Ø5 2.55 2.8Ø 3.Ø5 2.8Ø | DMO DMØ 1.75μs 2.55μs 2.25 ⁽¹⁾ 4.Ø5 ⁽¹⁾ 2.8Ø 2.8Ø 3.Ø5 3.Ø5 2.55 3.55 2.8Ø 2.8Ø 3.Ø5 3.Ø5 2.8Ø 3.Ø5 2.8Ø 3.Ø5 3.Ø5 3.8Ø | DMO DMØ DM1-7 1.75μs 2.55μs 4.55μs 2.25(1) 4.05(1) 4.55(2) 2.8Ø 2.8Ø 4.8Ø 3.Ø5 3.Ø5 3.Ø5 2.55 3.55 3.8Ø 2.8Ø 2.8Ø 2.8Ø 3.Ø5 4.3Ø 2.8Ø 3.8Ø 5.55(2) |

(1) Add 0.25 μs if effective SRC byte operand is negative. (2) Add 0.25 μs if DST byte address is odd.

TABLE B-III :
Basic Time (SOP)

| Single Operand Instruction | DMØ | DM1-7 |
|---|---|---|
| CLR, INC, DEC, SWAB ADC SBC COM, NEG, ROL, ASL, ROR, ASR, CLRB, SXT TST INCB ADCB DECB SBCB COMB NEGB ROLB, ASLB, RORB, ASRB TSTB MFPS (1067DD) MTPS (1064SS)* JMP JRS | 2.05µs 2.30(5) 2.30(5) 2.30(2) 2.55(1) 2.30(5)(9) 2.55(2) 2.30(5)(11) 2.30(2) 3.55 3.05 3.05 3.05 3.05 10.44 10.54 | 4.05µs 3.05 3.05 7) 4.30 2.30 5.05(3) 3.80(7)(10) 5.05(3) 3.80(3) 5.30(3) 5.30(3) 5.55(4) 3.05 4.30(3) 4.05 2.50 5.00 |
| *For MTPS, use byte DST times, not SRC t (1) Add Ø.25µs if register byte operand (2) Add Ø.25µs if register byte operand (3) Add Ø.25µs if DST byte address is od (4) Add Ø.25µs if DST byte address is ev (5) Add Ø.25µs if C-bit is set. (6) Add 1.5صs if C-bit is set. (7) Add 1.75µs if C-bit is set. (8) Add 2.ØØµs if C-bit is set. (9) Add Ø.25µs if C-bit is set and regis (10) Add Ø.25µs if C-bit is set and DST b (11) Add Ø.25µs if C-bit is set and regis | = 377 octal. = Ø. d. en. ter byte operaryte address is | odd. |

TABLE B-IV Miscellaneous Instruction

| Instruction | Basic Time | |
|---------------------|--------------------|--|
| SOB (BRANCH) | 3.Ø5µs | |
| SOB (NO BRANCH) | 2.55 | |
| SET CC | 2.05 | |
| CLEAR CC | 2.30 | |
| NOP | 2.30 | |
| RTS | 3.30 | |
| MARK | 4.10 | |
| RTI | 5.6ø(1) | |
| RTT | 5.6ø(2) | |
| TRAP, EMT, IOT, BPT | 10.15 | |
| WAIT | 2.75(1) | |
| RESET | 3.25+10µsINIT+90µs | |

TABLE B-V
Basic Time (Branch)

| Branch Instruction | Branch ⁽¹⁾ | No Branch |
|---|-----------------------|--------------|
| BR . | 2.80 | - |
| BNE, BEQ, BPL, BMI, BVC, BVS, BCC/BLO, BCS/BHOS | 3.05 | 2.00 |
| BGE | 3.30(2) | 2.25(2) |
| BLT | 3.30(3) | 2.25(3) |
| BGT | 3.80(2) | 2.00(4) |
| BLE | 3.05(5) | 2.75(3) |
| BHI | 3.55 | 2.00(6) |
| BLOS | 3.05(6) | 2.50 |
| Add Ø.25μs if offset is negative. Add Ø.25μs if N-bit is set. Add Ø.25μs if V-bit is clear. If Z-bit clear: add Ø.75μs if N-bit is clear N-bit is set. | r; add ไ. 00 µ | s if |
| (5) If Z-bit clear: add Ø.75μs if V-bit is set; V-bit is clear. | add 1.00μs | if |
| (6) Add Ø.Ø5μs if Z-bit is clear. | | |

TABLE B-VI
Basic Time (EIS)

| EIS Instruction* | Basic Time |
|------------------------------|-----------------------------------|
| MUL | 16.70μs worst case |
| DIV . | 23.40µs worst case |
| ASH (RIGHT) | 5.80μs + 0.25μs per shift |
| ASH (LEFT) | 5.55μs + Ø .75μs per shift |
| ASHC (RIGHT) | 6.60µs + 0.25µs per shift |
| ASHC (LEFT) | 6.35µs + Ø.75µs per shift |
| *Use word DST times, not SRC | times. |

TABLE B-VII
Basic Time (FIS)*

| FIS Instruction | Basic Time |
|--|-----------------------------------|
| FADD | 20.15 typical 22.80 worst case |
| FSUB | 20.40 typical 23.00 worst case |
| FMUL | 50.25 typical 69.40 worst case |
| FDIV | 69.40 typical 70.10 worst case |
| *Inst Time (FIS) = Basic Time Shift Time for normalization. Binary Point Alignment: Ø.25 Normalization: Ø.75µs per sh | |

APPENDIX C

THEORETICAL DEVELOPMENT OF A BASE-2 FFT ALGORITHM

APPENDIX C

Theoretical Development of a Base-2 FFT Algorithm

Development of the Cooley-Tukey FFT Algorithm (Ref 2:257-265)

The DFT of N-data can be written as:

$$X(n) = \sum_{k=0}^{N-1} x(k) W^{nk}, n = 0, 1, ..., N-1$$
 (C-1)

where

$$W^{nk} = \exp \frac{-2\pi i n k}{N}$$
, n = 0, 1, ... N-1, k = 0, 1, ... N-1

The direct evaluation of Eq (C-1) requires the solution of the following set of equations.

$$X(0)^{1} = W^{0}x(0) + W^{0}x(1) + W^{0}x(2) \dots + W^{0}x(N-1)$$

$$X(1) = W^{0}x(0) + W^{1}x(1) + W^{2}x(W) \dots + W^{N-1}x(N-1)$$

$$X(2) = W^{0}x(0) + W^{2}x(1) + W^{4}x(2) \dots + W^{2N-2}x(N-1)$$

$$X(3) = W^{0}x(0) + W^{3}x(1) + W^{6}x(2) \dots + W^{3N-3}x(N-1)$$

$$\vdots$$

$$X(N-1) = W^{0}x(0) + W^{N-1}x(1) + W^{2N-2}x(2) \dots W^{(N-1)N-(N-1)}x(N-1)$$

The above set of equations can also be written in the matrix form given below:

$$\begin{bmatrix} x(0) \\ x(1) \\ x(2) \\ x(3) \\ \vdots \\ x(N-1) \end{bmatrix} = \begin{bmatrix} w^0 & w^0 & w^0 & \dots & w^0 \\ w^0 & w^1 & w^2 & \dots & w^{N-1} \\ w^0 & w^2 & w^4 & \dots & w^{2N-2} \\ w^0 & w^3 & w^6 & \dots & w^{3N-3} \\ \vdots \\ w & w^{N-1} & w^{2N-2} & \dots & w^{(N-1)N-(N-1)} \end{bmatrix} \begin{bmatrix} x(0) \\ x(1) \\ x(2) \\ x(3) \\ \vdots \\ x(N-1) \end{bmatrix}$$

Therefore, in order to compute a DFT of N-data points, we have to solve the matrix given by Eq (C-2), all terms of this matrix being complex:

$$[X(n)] = [W^{nk}][x(k)]$$
 (C-2)

This direct evaluation requires N^2 complex multiplications and N(N-1) complex additions (Ref-3:151). The FFT algorithm developed by Cooley and Tukey (Ref 3:151) reduces the number of complex multiplications and additions, and computer execution of this algorithm results in faster computation time as compared with the evaluation of Eq (C-1) (Ref 3:151).

In case N is limited to a power of 2 (i.e., $N = 2^p$), it is possible to express k and n in terms of the index p, as a binary weighted series:

$$k = k_{p-1}2^{p-1} + k_{p-2}2^{p-2} + \dots + k_12^1 + k_0$$
 (C-3)

$$n = n_{p-1}2^{p-1} + n_{p-2}2^{p-2} + \dots + n_12^1 + n_0$$
 (C-4)

Here k_{p-1} , k_{p-2} , ... k_0 and n_{p-1} , n_{p-2} , ... n_0 can take a value of either \emptyset or 1. In this way, we can express all the N possible values of the indices in terms of a binary number and, hence, facilitate the consideration of storage in the digital computer. Using this convention, Eq (C-1) can be rewritten in the following form:

$$X(n_{p-1}, n_{p-2}, \dots n_0) = \sum_{\substack{k_0=0, k_1=0, \dots k_{p-1}=0}}^{\sum} \sum_{\substack{k_0=1, k_1=0, \dots k_{p-1}=0 \\ w^{n}(k_{p-1}2^{p-1} + k_{p-2}2^{p-2} + \dots k_0)}^{\sum} x(k_{p-1}, k_{p-2}, \dots k_0) x$$

If the first term of the exponential for Eq (C-3) is expanded, Eq (C-6) is the resulting equation:

$$W^{nk_{p-1}2^{p-1}} = W^{n_{p-1}2^{p-1}k_{p-1}2^{p-1}} + W^{n_{p-2}2^{p-2}k_{p-1}2^{p-1}} + \dots + W^{n_12^{1}k_{p-1}2^{p-1}} + \dots + W^{n_12^{1}k_{p-1}2^{p-1}}$$
(C-6)

This can be simplified to give Eq (C-7) because all other terms go to unity. This enables

$$W^{nk}_{p-1}^{2^{p-1}} = W^{n}_{0}^{k}_{p-1}^{2^{p-1}}$$
 (C-7)

the innermost sume of Eq (C-5) over k_{p-1} to be written as a shorter Fourier transform:

$$x_1(n_0, k_{p-2} \dots k_0) = \sum_{k_{p-1}=0} x_1(k_{p-1}, k_{p-2}, \dots k_0) w^{n_0 k_{p-1} 2^{p-1}}$$
 (C-8)

Unlike the complete Fourier transform, this sum consists of a set of N numbers only, each calculated from two of the original data points.

Subsequent sums proceeding outwards in Eq (C-5) can be calculated using a generalized recursive expression for the exponential term:

here

$$q = 1, 2, 3 ... p$$

The successive sums are evaluated according to the equation

$$x_{q}(n_{0}, n_{1} \dots n_{q-1}, k_{p-q-1}, k_{p-q-2} \dots k_{0}) =$$

$$\sum_{\substack{k_{p-q=0}}} x_{q-1}(n_{0}, n_{1} \dots n_{q-2}, k_{p-q} \dots k_{0}) \times k_{p-q=0}$$

$$w(n_{q-1}2^{q-1} + n_{q-2}2^{q-2} + \dots n_{0})^{k_{p-q}2^{p-q}}$$
(C-10)

here

$$q = 1, 2, 3 ... p$$

To apply this recursive formulae, the initial set of data, x(k), is first made equal to $x_0(k)$ so that q = 1, thus

$$x(k) = x(k_{p-1}, k_{p-2} \dots k_0) = x_0(k_{p-1}, k_{p-2} \dots k_0)$$
 (C-11)

This leads to the derivation of succeeding arrays in x_q so that the final array will be in X(n). Equation (C-12) given below shows that the elements of X(n) will be calculated in incorrect order, so some sort of shuffling is required to get the result in correct order. (This point is clarified when the algorithm for a 16-point DFT using this FFT method is worked.)

$$X(n_{p-1}, n_{p-2} \dots n_0) = x_p(n_0, \dots n_{p-2}, n_{p-1})$$
 (C-12)

A 16-Point FFT Algorithm

In case the number of data points to be transferred is 16, the value of P = 4. Therefore, k,n can be expressed as 4-bit binary numbers as given in the following equations:

$$k = 8k_3 + 4k_2 + 2k_1 + k_0$$
 (C-13)

$$n = 8n_3 + 4n_2 + 2n_1 + n_0 (C-14)$$

Using Eqs (C-13) and (C-14), Eq (C-5) can be written as

$$X(n_3, n_2, n_1, n_0) = \sum_{k_0=0}^{1} \sum_{k_1=0}^{1} \sum_{k_2=0}^{1} \sum_{k_3=0}^{1} x(k_3, k_2, k_1, k_0) x$$

$$w^{n(8k_3 + 4k_2 + 2k_1 + k_0)}$$
(C-15)

Using Eqs (C-7) and (C-8), the innermost summation can be written as

$$x_1(n_0, k_2, k_1, k_0) = \sum_{k_3=0}^{\infty} x_0(k_3, k_2, k_1, k_0) W^{8k_3n_0}$$
 (C-16)

Subsequent summations can be written using Eqs (C-9) and (C-10):

$$x_{2}(n_{0}, n_{1}, k_{1}, k_{0}) = \sum_{k_{2}=0}^{\infty} x_{1}(n_{0}, k_{2}, k_{1}, k_{0}) W^{4k_{2}(2n_{1}+n_{0})}$$

$$x_{3}(n_{0}, n_{1}, n_{2}, k_{0}) = \sum_{k_{1}=0}^{\infty} x_{2}(n_{0}, n_{1}, k_{1}, k_{0}) W^{2k_{1}(4n_{2}+2n_{1}+n_{0})}$$

$$x_{4}(n_{0}, n_{1}, n_{2}, n_{3}) = \sum_{k_{0}=0}^{\infty} x_{3}(n_{0}, n_{1}, n_{2}, k_{0}) W^{k_{0}(8n_{3}+4n_{2}+2n_{1}+n_{0})}$$

$$x_{4}(n_{3}, n_{2}, n_{1}, n_{0}) = x_{4}(n_{0}, n_{1}, n_{2}, n_{3})$$

$$(C-19)$$

(C-20)

The set of equations that result when summations of Eqs (C-16), (C-17), (C-18), (C-19), and (C-20) are expanded is given in tables C-I, C-II, C-III, C-IV, and C-V, respectively.

Table C-V shows that the final array for X(n) is in bit-reversed order; therefore, to get the result in order, a post-shuffling needs to be done. Another way to overcome this problem is to bit invert the input array $[x_0(k)]$, and the output will automatically be in order (Ref 3:178). The signal flow graph for the 16-point FFT without bit inverting the data is shown in Figure C-1, and Figure C-2 shows the signal flow graph for data which has been bit inverted before being transformed.

TABLE C-I
Expansion Results of Eq (C-16)

```
x_1(0, 0, 0, 0) = x_0(0, 0, 0, 0)W^0 + x_0(1, 0, 0, 0)W^0
x_1(0, 0, 0, 1) = x_0(0, 0, 0, 1)W^0 + x_0(1, 0, 0, 1)W^0
x_1(0, 0, 1, 0) = x_0(0, 0, 1, 0)W^0 + x_0(1, 0, 1, 0)W^0
x_1(0, 0, 1, 1) = x_0(0, 0, 1, 1)W^0 + x_0(1, 0, 1, 1)W^0
x_1(0, 1, 0, 0) = x_0(0, 1, 0, 0)W^0 + x_0(1, 1, 0, 0)W^0
x_1(0, 1, 0, 1) = x_0(0, 1, 0, 1)W^0 + x_0(1, 1, 0, 1)W^0
x_1(0, 1, 1, 0) = x_0(0, 1, 1, 0)W^0 + x_0(1, 1, 1, 0)W^0
x_1(0, 1, 1, 1) = x_0(0, 1, 1, 1)W^0 + x_0(1, 1, 1, 1)W^0
x_1(1, 0, 0, 0) = x_0(0, 0, 0, 0)W^0 + x_0(1, 0, 0, 0)W^8
x_1(1, 0, 0, 1) = x_0(0, 0, 0, 1)W^0 + x_0(1, 0, 0, 1)W^8
x_1(1, 0, 1, 0) = x_0(0, 0, 1, 0)W^0 + x_0(1, 0, 1, 0)W^8
x_1(1, 0, 1, 1) = x_0(0, 0, 1, 1)W^0 + x_0(1, 0, 1, 1)W^8
x_1(1, 1, 0, 0) = x_0(0, 1, 0, 0)W^0 + x_0(1, 1, 0, 0)W^8
x_1(1, 1, 0, 1) = x_0(0, 1, 0, 1)W^0 + x_0(1, 1, 0, 1)W^8
x_1(1, 1, 1, 0) = x_0(0, 1, 1, 0)W^0 + x_0(1, 1, 1, 0)W^8
x_1(1, 1, 1, 1) = x_0(0, 1, 1, 1)W^0 + x_0(1, 1, 1, 1)W^8
```

TABLE C-II
Expansion Results of Eq (C-17)

```
x_2(0, 0, 0, 0) = x_1(0, 0, 0, 0)W^0 + x_1(0, 1, 0, 0)W^0
x_2(0, 0, 0, 1) = x_1(0, 0, 0, 1)W^0 + x_1(0, 1, 0, 1)W^0
x_2(0, 0, 1, 0) = x_1(0, 0, 1, 0)W^0 + x_1(0, 1, 1, 0)W^0
x_2(0, 0, 1, 1) = x_1(0, 0, 1, 1)W^0 + x_1(0, 1, 1, 1)W^0
x_2(0, 1, 0, 0) = x_1(0, 0, 0, 0)W^0 + x_1(0, 1, 0, 0)W^8
x_2(0, 1, 0, 1) = x_1(0, 0, 0, 1)W^0 + x_1(0, 1, 0, 1)W^8
x_2(0, 1, 1, 0) = x_1(0, 0, 1, 0)W^0 + x_1(0, 1, 1, 0)W^8
x_2(0, 1, 1, 1) = x_1(0, 0, 1, 1)W^0 + x_1(0, 1, 1, 1)W^8
x_2(1, 0, 0, 0) = x_1(1, 0, 0, 0)W^0 + x_1(1, 1, 0, 0)W^4
x_2(1, 0, 0, 1) = x_1(1, 0, 0, 1)W^0 + x_1(1, 1, 0, 1)W^4
x_2(1, 0, 1, 0) = x_1(1, 0, 1, 0)W^0 + x_1(1, 1, 1, 0)W^4
x_2W1, 0, 1, 1) = x_1(1, 0, 1, 1)W^0 + x_1(1, 1, 1, 1)W^4
x_2(1, 1, 0, 0) = x_1(1, 0, 0, 0)W^0 + x_1(1, 1, 0, 0)W^{12}
x_2(1, 1, 0, 1) = x_1(1, 0, 0, 1)w^0 + x_1(1, 1, 0, 1)w^{12}
x_2(1, 1, 1, 0) = x_1(1, 0, 1, 0)W^0 + x_1(1, 1, 1, 0)W^{12}
x_2(1, 1, 1, 1) = x_1(1, 0, 1, 1)w^0 + x_1(1, 1, 1, 1)w^{12}
```

TABLE C-III

Expansion Result of Eq (C-18)

 $x_3(0, 0, 0, 0) = x_2(0, 0, 0, 0)W^0 + x_2(0, 0, 1, 0)W^0$ $x_3(0, 0, 0, 1) = x_2(0, 0, 0, 1)W^0 + x_2(0, 0, 1, 1)W^0$ $x_3(0, 0, 1, 0) = x_2(0, 0, 0, 0)W^0 + x_2(0, 0, 1, 0)W^8$ $x_3(0, 0, 1, 1) = x_2(0, 0, 0, 1)w^0 + x_2(0, 0, 1, 1)w^8$ $x_3(0, 1, 0, 0) = x_2(0, 1, 0, 0)W^0 + x_2(0, 1, 1, 0)W^4$ $x_3(0, 1, 0, 1) = x_2(0, 1, 0, 1)W^0 + x_2(0, 1, 1, 1)W^4$ $x_3(0, 1, 1, 0) = x_2(0, 1, 0, 0)W^0 + x_2(0, 1, 1, 0)W^{12}$ $x_3(0, 1, 1, 1) = x_2(0, 1, 0, 1)W^0 + x_2(0, 1, 1, 1)W^{12}$ $x_3(1, 0, 0, 0) = x_2(1, 0, 0, 0)W^0 + x_2(1, 0, 1, 0)W^2$ $x_3(1, 0, 0, 1) = x_2(1, 0, 0, 1)W^0 + x_2(1, 0, 1, 1)W^2$ $x_3(1, 0, 1, 0) = x_2(1, 0, 0, 0)W^0 + x_2(1, 0, 1, 0)W^{10}$ $x_3(1, 0, 1, 1) = x_2(1, 0, 0, 1)w^0 + x_2(1, 0, 1, 1)w^{10}$ $x_3(1, 1, 0, 0) = x_2(1, 1, 0, 0)W^0 + x_2(1, 1, 1, 0)W^6$ $x_3(1, 1, 0, 1) = x_2(1, 1, 0, 1)W^0 + x_2(1, 1, 1, 1)W^6$ $x_3(1, 1, 1, 0) = x_2(1, 1, 0, 0)w^0 + x_2(1, 1, 1, 0)w^{14}$ $x_3(1, 1, 1, 1) = x_2(1, 1, 0, 1)W^0 + x_2(1, 1, 1, 1)W^{14}$

TABLE C-IV

Expansion Result of Eq (C-19)

```
x_4(0, 0, 0, 0) = x_3(0, 0, 0, 0)w^0 + x_3(0, 0, 0, 1)w^0
x_4(0, 0, 0, 1) = x_3(0, 0, 0, 0)W^0 + x_3(0, 0, 0, 1)W^8
x_4(0, 0, 1, 0) = x_3(0, 0, 1, 0)W^0 + x_3(0, 0, 1, 1)W^4
x_4(0, 0, 1, 1) = x_3(0, 0, 1, 0)W^0 + x_3(0, 0, 1, 1)W^{12}
x_4(0, 1, 0, 0) = x_3(0, 1, 0, 0)W^0 + x_3(0, 1, 0, 1)W^2
x_4(0, 1, 0, 1) = x_3(0, 1, 0, 0)w^0 + x_3(0, 1, 0, 1)w^{10}
x_4(0, 1, 1, 0) = x_3(0, 1, 1, 0)W^0 + x_3(0, 1, 1, 1)W^6
x_4(0, 1, 1, 1) = x_3(0, 1, 1, 0)w^0 + x_3(0, 1, 1, 1)w^{14}
x_4(1, 0, 0, 0) = x_3(1, 0, 0, 0)W^0 + x_3(1, 0, 0, 1)W^1
x_4(1, 0, 0, 1) = x_3(1, 0, 0, 0)W^0 + x_3(1, 0, 0, 1)W^9
x_4(1, 0, 1, 0) = x_3(1, 0, 1, 0)W^0 + x_3(1, 0, 1, 1)W^5
x_4(1, 0, 1, 1) = x_3(1, 0, 1, 0)W^0 + x_3(1, 0, 1, 1)W^{13}
x_4(1, 1, 0, 0) = x_3(1, 1, 0, 0)W^0 + x_3(1, 1, 0, 1)W^3
x_4(1, 1, 0, 1) = x_3(1, 1, 0, 0)W^0 + x_3(1, 1, 1, 1)W^{11}
x_4(1, 1, 1, 0) = x_3(1, 1, 1, 0)W^0 + x_3(1, 1, 1, 1)W^7
x_4(1, 1, 1, 1) = x_3(1, 1, 1, 0)W^0 + x_3(1, 1, 1, 1)W^{15}
```

TABLE C-V
Expansion Result of Eq (C-20)

| _ | | | | | _ | | | | |
|---|------|----|----|----|---|--------------------|----|----|----|
| | | | | | | | | | |
| | x(0, | 0, | 0, | 0) | = | x ₄ (0, | 0, | 0, | 0) |
| | x(0, | 0, | 0, | 1) | = | x ₄ (1, | 0, | 0, | 0) |
| | x(0, | 0, | 1, | 0) | = | x ₄ (0, | 1, | 0, | 0) |
| | x(0, | 0, | 1, | 1) | = | x ₄ (1, | 1, | 0, | 0) |
| | x(0, | 1, | 0, | 0) | = | x ₄ (0, | 0, | 1, | 0) |
| | x(0, | 1, | 0, | 1) | = | x ₄ (1, | 0, | ١, | 0) |
| | x(0, | 1, | 1, | 0) | = | x ₄ (0, | 1, | 1, | 0) |
| | x(0, | 1, | 1, | 1) | = | x ₄ (1, | 1, | 1, | 0) |
| | x(1, | 0, | 0, | 0) | = | ×4(0, | 0, | 0, | 1) |
| | x(1, | 0, | 0, | 1) | = | x ₄ (1, | 0, | 0, | 1) |
| | x(1, | 0, | 1, | 0) | = | x ₄ (0, | 1, | 0, | 1) |
| | x(1, | 0, | i, | 1) | = | x ₄ (1, | 1, | 0, | 1) |
| | x(1, | 1, | 0, | 0) | = | x ₄ (0, | 0, | 1, | 1) |
| | x(1, | 1, | 0, | 1) | = | x ₄ (1, | 0, | 1, | 1) |
| | x(1, | 1, | 1, | 0) | = | x ₄ (0, | 1, | 1, | 1) |
| | x(1, | 1, | 1, | 1) | = | x ₄ (1, | 1, | 1, | 1) |
| | | | | | | | | | |




Figure C-1. Signal Flow Graph Without Bit-Inversion of Data




Figure C-2. Signal Flow Graph With Bit-Inversion of Data

APPENDIX D

CALCULATION OF DFT OF REAL DATA

APPENDIX D

Calculation of DFT of Real Data

Consider a real 2N point sequence x(k); the DFT of this sequence can be carried out using Eq (D-1):

$$X(n) = \sum_{k=0}^{2N-1} x(k) W_{2N}^{nk} \quad n = 0, 1, ... 2N-1$$
 (D-1)

$$\frac{nk}{W} = \exp \frac{-2\pi n i k}{2N}, \dots n = 0, 1 \dots 2N-1$$
 (D-2)

Equation (D-1) can be rewritten in the following form:

$$X(n) = \sum_{r=0}^{N-1} x(2r) W_N^{Rn} + W_N^n \begin{bmatrix} N-1 \\ \Sigma \\ r-0 \end{bmatrix} x(2r+1) W_N^{rn}$$
 (D-4)

Equation (D-4) has resulted by splitting x(k) in (D-1) into even and odd sequences as shown in Equations (D-5) and D-6) respectively.

$$y(r) = x(2r)$$
 even sequence (D-5)

$$z(r) = x(2r+1)$$
 odd sequence (D-6)

A complex sequence v(r) is now defined such that the even points of x(k) [Equation (D-5)] becomes the real part of v(r) and the odd point of x(k) [Equation (D-6)] becomes the imaginary part of v(r).

$$v(r) = y(r) + jz(r)$$
 (D-7)

An N-point DFT of V(r) yields V(n), which is given in Eq (D-8):

$$V(n) = \sum_{r=0}^{N-1} v(r) W_N^{rn}$$
 (D-8)

or

$$V(n) = \sum_{r=0}^{N-1} y(r) W_{N}^{rn} + \sum_{r=0}^{N-1} z(r) W_{N}^{rn}$$
 (D-9)

or

$$V(n) = Y(n) + jZ(n)$$
 (D-10)

The DFT of real and imaginary parts can be written in terms of V(n) as (Ref 5:319).

$$Y(n) = 1/2[V(n) + V*(N-n)]$$
 (D-11)

and

$$Z(n) = 1/2j[V(n) - V*(N-n)]$$
 (D-12)

here

$$V*(N-n) = Y(N-n) - jZ(N-n)$$
 (D-13)

The result obtained in Eqs (D-11) and (D-12) can be used to rewrite Eq (D-4) as:

$$X(n) = Y(n) + W_{2N}^{n}Z(n)$$
 (D-14)

or

$$X(n) = 1/2[V(n) + V*(N-n)] + 1/2j[V(n) - V*(N-n)]$$
 (D-15)

This equation is true for $0 \le n \le N$. [Note that V(N) = V(0)].

(Ref 5:320-321)

APPENDIX E

LSI-11 ASSEMBLY LANGUAGE CODE FOR

FFT SUBROUTINE (FOURIE) AND

EXECUTION TIME COMPUTATION

APPENDIX E

LSI-11 Assembly Language Code for FFT Subroutine (Fourie) and Execution Time Computation (Ref 6:288-293)

| UR 1E | | SUBROUT INE | WRIEFFT SUBROUTINE RT-11 MACRO VMD2-12 | VM02-12 | 30-0CT-7 | 30-0CT-78 23:42:04 PAGE 1 | |
|-----------|------------------------------|-------------|--|---------|----------------------------|---|--|
| | | .000000 | | - | .111LE .8BT1L .CSECT | FOURIEFFT INTRODUCTION | SUBROUTINE INIKO! TO FOURIE AND ITS USE. |
| | er e e o i i i i i i i i i i | | | | | 1. DESCRIFTION: THIS SUBROUT: DATA POINTS. IT COMPLEX POINTS REAL PARTS AND AFTER INE TRANS A6 FOURIER TRANS -ER 16 COMPONEN VALUES). | 1. DESCRIPTION: THIS SURKOUTINE CAN BE USED TO TRANSFORM 32 REAL DATA FOINTS, IT ASSUBES THE DATA EQUIVALENT TO 16 COMPLEX POINTS (THE ODD REAL FOINTS ARE CONSIDERED REAL PARTS AND THE EVEN PARTS ARE CONSIDERED COMPLEX) AFTER THE TRANSFORM A POST PROCESSING OF DATA GIVES 16 FOURIER TRANSFORMED FREQUENCY COMPONENTS (THE OTH VALUES). |
| | 28282 | | | | | 2. DEFINITION OF PARAMETERS UTHE FOLLOWING ARE THE DIFFE IN SUBROUTINE FOURTE | DEFINITION OF PARAMETERS USED THE FOLLOWING ARE THE DIFFERENT PARAMETERS USED THE FFT SUBROUTINE "FOURIE": |
| nnni | 23 000000 24 | 0 000000 | | | | ž | 40 IN IS THE 8 OF REAL DATA POINTS IN OCTAL FORMAT |
| | 26 000002 27 | 2 000020 | | | | N21 | 20 1NZ IS THE ASSUMED # OF COMPLEX POINTS IN OCIAL. |
| | 29 000004 30 31 | 4 000004 | | | | ā | 4 1B 1S THE EXPONENT OF 2 WHICH SATISFIES THE RELA - TIONSHIP N2=2**B. |
| ******* | 33 000006 33 33 000006 | 000000 | | | | DATA | D IDATA IS POINTER THAT WILL CONTAIN THE STARTING ADDRESS OF INFUT REAL POINTS THAT ARE TO BE TRANSFORMED. |
| י הי כי | | | | | | 3. DATA STORAGE | DATA STORAGE AREA ALLOCATION: |
| | 977 | | | | | TWO DATA BUFI BE ACQUIRED AND -ESSING IS BEIN | TWO DATA BUFFER AREAS ARE USED SO THAT DATA CAN BE ACQUIRED AND STORED IN THE 2ND BUFFER WHILE PROC -ESSING IS BEING DONE ON THE 1ST BUFFER. |
| * + 4 4 4 | 15 000112 15 000112 17 | 0 0000000 | | • | | ISTRI | 100 |
| ** | •• | | | | | NOTE: E | NOTE: EACH BUFFER 18 32 NORDS LONG. |

FOURIE --FFT SUBROUTINE RT-11 MACRO VMDZ-12 30-0CT-78 23:42:04 PACE 2 INTRODUCTION --INTRO: TO FOURIE AND ITS USE.

| 4. GLOBAL SYMBOLS: | SUBROUTINES THAT ARE CALLED BY THE EXECUTIVE. | 5. REGISTER DEFINITION! | RECOEF | CONTINUED ON NEXT PAGE |
|--------------------|---|-------------------------|--------|------------------------|
| | | | 000214 | |

FOURIE --FFT SUBROUTINE RT-11 MACRO VMDZ-12 30-0CT-78 23:42:04 PAGE 3 FOURIE --DIFFERENT PARTS AND THEIR CODE.

| 1. THE BIT INVERBION ALGORITHM | | |
|--|--|--|
| 005067 001234 FOURIE 1 005000 015000 177552 BIV101 005001 005002 177550 BIV101 006011 006011 006011 006011 006302 | ECARRY FLAG IS CLEARED BECAUSE BITS WILL BE COFIED INTO C-FF BY ROTATES, WHICH WILL ACCIONPLISH SHIFT FROM RINO RZ OF LSB. AT THIS FOINT 4 LSB OF RI ARE COFIED INTO IN BIT REVERSED ORDER. COMPARE TO PREVENT DOUBLE SWAP. COMPARE TO PREVENT DOUBLE SWAP. :LEFT SHIFT RI FOR BYTE ADDRESS IDESTINATION ADDRESS IDESTINATION ADDRESS ISBNING. | INVERTED (OR SHUFF RMED ARRAY IS IN CO ### FACTOR TO CO ### ### ### ### ### ### ### ### ### ## |
| 005067 001234 FOURTE: 005001 177552 BIV10: 005002 177550 BIV10: 005002 0050241 BIV20: 006102 077404 I77516 IIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIII | | ORITHM: |
| 005067 001234 FOURTE: 005001 177552 BIV10: 005002 177550 BIV10: 005002 0050241 BIV20: 006102 077404 I77516 IIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIII | | NO PICE |
| 005067 001234 FOURIE: 605001 005001 177552 BIV10: 605002 005002 177550 BIV10: 605002 005002 177516 006301 006302 0 | R1 R2, B1V20 R4, B1V20 R0, R1 R1 R2 R1 R1 R1 R2 R2 R2 R2 R2 R2 R1 R1 R1 R1 R1 R2 R2 R2 R2 R2 R2 R2 R1 R1 R1 R1 R2, R3 R2 R2, R3 R2, R3 R3 R4 R4 R4 R4 R4 R4 R4 R4 R4 R4 R4 R4 R4 | IT INVERSI FUT DATA P THAT THE RDER. SFACTR RO R1 R2 R2 R2 |
| 005067 001234 FOURTE: 005001 177552 BIV10: 005002 177550 BIV10: 005002 0050241 BIV20: 006102 077404 I77516 IIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIII | 57 80 54 L 4 44460844 | THE B 14 P 1 P 1 P 1 P 1 P 1 P 1 P 1 P 1 P 1 |
| 005067 001234 005001 005001 016705 177552 016705 177550 005002 0077404 010001 020201 006302 | | |
| 005067 005001 005001 016704 016704 005001 005001 0077404 010001 005301 006301 006301 006301 006301 006301 006301 006301 006301 | 10 | FOUR |
| 005067 005000 005001 016705 016705 005002 005002 005001 005001 005001 005302 006302 006302 006302 006302 006302 006302 | | |
| 005067 005000 016705 016705 016705 006001 006102 006302 006302 006302 006302 006302 006302 006302 006302 006302 | | • |
| | 177516 177512 001256 | 001234 177552 177550 |
| | 000241 006001 006102 077404 010001 020201 002301 006302 006302 006302 006302 006302 | 005067 005000 005001 016704 005012 |
| 11 22 23 24 44 46 47 48 48 48 48 48 48 48 48 48 48 | | |

FLOAD STARTING ADDRESS
OF DATA FOR SCALING.
FLOAD W OF FOINTS.
FALWAYS SCALE DATA TO
FREVENT OVERFLOW. 1GO TO NEXT POINT. 1COPY RO.RI FOR INVER-1ON. IGO TO NEXT PAIR DURING THIS FASS THERE ARE NO MULTIPLICATIONS AND THE FOLLOWING EQUATIONS ARE IMPLEMENTED: AT THIS POINT THE BIT INVERSION IS COMPLETE AND DATA IS READY TO BE TRANSFORMED. FIRST POINT R(M)
12ND POINT R(N)
1COUNTER=N2/2 IR(M) -= R(M) +R(N) IR(N) -= R(M) -R(N) 11(M)'=1(M)+1(N) 11(N)'=1(M)-1(N) FIRST PASS IS OVER NOW GO TO SECOND PASS. Z. FAST FOURIER TRANSFORMATION (FIRST PASS): SAVE R(M) R(H) ' = R(H) + R(N) I(H) ' = I(H) + I(N) R(N) ' = R(H) - R(N) I(N) ' = I(H) - I(N) SPASS (KD), KZ (KI), (RD)+ (KI), KZ (KI), KZ (KD), KZ (KI), (RD)+ (RI), (RD)+ (RI), (RI)+ (RO)+, (RI)+ (RO)+, (RI)+ (RO)+, (RI)+ (RO)+, (RI)+ (RO)+, (RI)+ KD.R1 (K1)+, (R1)+ #10.R5 N.R1 PC,SCALE 30-0CT-76 23142104 PAGE 4 R5,BIV10 DATA, RD DATA, KO RO . R1 NOTE NOTE MOV INC SOB MOV HOV JSR MON NOW FPASSI PAS\$11 BIV301 FOURIE --FFT SUBROUTINE RT-11 MACRO VM02-12 FOURIE --DIFFERENT PARTS AND THEIR CODE. 177454 010000 177466 177452 016700 022121 005200 016701 061120 161102 010221 061120 161102 010221 022021 072021 07513 016700 000312 077532 011002 011002 010001 26 000314 32 00034 33 00036 35 00034 35 00034 37 00034 39 00035 40 00035 000306 000355 000362 000364 000364 000370 000320 000330 000324

IDISTANCE BETWEEN PAIR OF POINTS ITEMFORARY POINTER TO STARATING ADDRESS OF DATA TO TRANSFORMED. ISIZE OF INCREMENT FOR EXPO--NENT OF "W" WHICH SATISF -IES THE FOLLOWING RELATIO -NSHIP: OF # OF CELLS IN EACH PASS. TEMPORARY STORAGE TO HOLD VALUE FOR COS(Y). HEMPORARY STORAGE TO HOLD VAUE FOR SIN(Y). # OF FAIRS IN EACH CELL. IN OF CELLS IN EACH PASS. IN OF PAIRS IN EACH PASS. 3. FAST FOURIER TRANSFORM (ZND PASS AND ONWARD): W=EXF(24F14K/N) K=0,1,2....N-1 N= # OF FOINTS THE ZND, 3RD AND4TH PASS USE THE SAME LOOP, HOWEVER IN EACH PASS THE PARAMETERS DEFINED BELOW TAKE DIFFERENT VALUES: IN A CELL. 0 CELCNT: 0 PARCNT! 0 0 0 DELTAY! 0 CELNUM: 0 PAIRNM! 0 CELDIS: 0 FOURIE --FFT SUBROUTINE RT-11 MACRO VMOZ-12 30-0CT-78 23:42:04 PAGE 5 FOURIE --DIFFERENT PARTS AND THEIR CODE. POINT SINE 1800 10 11 000374 000000 12 13 000000 000000 000000 000000 000000 000000 000000 000000 18 19 21 22 22 23 23 000402 24 25 26 26 27 28 29 000406 30 32 000410 34 35 000412 36 37

THIS INDICATOR HOLDS THE VALUE OF "Y" BEFORE SINE COSINE LOOK UP TABLES ARE SEARCHED.

0

Ä

000000

CONTINUED ON NEXT PAGE.....

JGET STARTING ADDRESS AND # OF FOINTS BEFORE CALLING SUB: "SCALE" ISET UP CELL COUNTER. THE EQUATIONS THAT ARE IMPLEMENTED IN 2ND.3RD AND 4TH PASS ARE GIVEN BELOW: 3RD AND 4TH PASS START FROM LABEL "NEWPASS" WHEREAS 2ND PASS STARTS AT LABEL "SPASS". WHERE Y=2+F1+K/N, N=# OF COMPLEX POINTS, AND K=0.1.2...N/2-1 CONTINUED ON NEXT PAGE..... KI'=R1+R2*COS(Y)+11*SIN(Y) 11'=11-R2*SIN(Y)+12*COS(Y) R2'=K1-R2*COS(Y)-12*SIN(Y) I2'=11+R2*SIN(Y)-12*COS(Y) 4. CODE FOR 2ND PASS AND ONWARD! CELNUM, CELCNT DATA, POINT NEWCEL #4.CELNUM #2.PAIRNM #10.CELDIS N.R1 PC, SCALE 30-0CT-78 23:42:04 PAGE 6 DATA, RD NOTE 2222 NEWPAS! MOV JSR 5 5 % SPASS FOURIE --FFT SUBROUTINE RT-11 MACRO VMD2-12 FOURIE --DIFFERENT PARTS AND THEIR CODE. 177746 177742 177736 177736 177706 0000004 0000004 0000002 0000010 177320 016700 177332 012767 012767 012767 012767 016701 016767 016767 000404

FOURIE --FFT SUBROUTINE RT-11 MACRO VMD2-12 30-0CT-78 23:42:04 PAGE 7 FOURIE --DIFFERENT PARTS AND THEIR CODE.

| 000502 000000 000504 000000 000510 000000 000512 016767 000520 005067 000530 010001 000530 010001 000530 010001 000530 010001 000530 010001 000550 010267 000550 010267 000650 010267 000650 010267 000651 070267 000674 0110267 000674 0110267 |
|---|
|---|

FOURIE --FFT SUBROUTINE RT-11 MACRO VMD2-12 30-0CT-78 23:42:D4 PAGE 8 FOURIE --DIFFERENT PARTS AND THEIR CODE.

| NOTE: NOW COMBINE TERMS TO CET THE VALUES FOR RI''R2'.11' ANDIZ'. MOY (RD).(R1) ADD 1721NY.(RD) SUB 1721NY.(| THE CELL DONE NOW RESET EXPERIENT OF THE CELL DONE NOW RESET EXPERIENT OF POINTS HAS BEEN NEXT PAIR. 4. POINT DELTAY, VN PARCH PARCH PARCH PAIR. 4. POINT DELTAY, VN PARCH PAIR. 64. POINT DELTAY, VN PARCH PAIR. 66. POINT DELTAY, VN PARCH PAIR. 66. POINT PAIR. CELDIS. POINT CELCUIT NEW PAIR. | MOTE: NOW COMBINE TERMS TO GET THE R1',R2',I1' ANDIZ'. HOV (RD),(R1) ADD R7COSY,(RD) ADD IZSINY,(RD) SUB R7COSY,(R1) HOV (RD),(R1) SUB R7COSY,(R1) HOV (RD)+ HOV (RD | MOTE: NOW COMBINE TERMS TO GET THE R1',R2',II' ANDIZ'. MOV (RD),(RI) SUB IZSINY,(RI) SUB IZSINY,(RI) MOV R4,RI TSI (RD)+ MOV R5SINY,(RI) ADD 12C0SY,(RI) ADD 12C0SY,(RI) ADD 64,POINT ADD 64,POINT BNE PARCY NOTE: ONE CELL DONE NOW RESET EXP PAIR-COUNTER (PARCNT). BNE GELDIS,POINT BNE NEWCELL | NOTE: NOW COMBINE TERMS TO GET THE RI', R2', 11' ANDIZ'. MOV (RD), (R1) ADD RZCOSY, (RD) SUB RZCOSY, (R1) SUB RZCOSY, (R1) MOV (RD), (R1) MOV RY, R1 TST (RD) MOV ROD (R1) ADD RZSTAY, (R1) ADD RZSTAY, (R1) ADD RZSTAY, (R1) ADD RZSTAY, (R1) ADD AL, POINT HAS BEEN NOTE: ONE CELL DONE NOW RESET EXP PAIR-COUNTER (PARCHT). 177422 ADD CELDIS, POINT BNE NEWGELL |
|--|---|--|---|--|
| A PDD | A PDD | A D D D D D D D D D D D D D D D D D D D | 177444 ADD ADD ADD ADD ADD ADD ADD ADD ADD | 177620 177606 177606 177606 177606 177506 177506 177506 177506 177506 177506 177506 177506 177506 177607 17 |
| A PDD | A PDD | A D D D D D D D D D D D D D D D D D D D | 177444 ADD ADD ADD ADD ADD ADD ADD ADD ADD | 177620 177606 177606 177606 177606 177506 177506 177506 177506 177506 177506 177506 177506 177506 177607 17 |
| | | | 177.452 177.422 | 177620 177602 177602 177604 177566 177566 177564 177556 17756 177556 177 |

| 30-0CT-76 23:42:04 PAGE 9 | NOTE | ONE PASS IS DONE NOW GO ON TO NEXT PASS. Set new Values of Parameters defined | IN PARA 3. | ASR CELNUM ILESS CELLS THI | POST | ASL PAIRNM THE THER | 250 110 | CELDIS | ASR DELIAY | | | | | | END OF FFT ALGORITHM. | |
|---|------|--|------------|----------------------------|--------|-------------------------|---------|--------|------------|--------|----|----|----|----|-----------------------|--|
| FOURIEFFT SUBROUTINE RT-11 MACRO VMDZ-12 30 FOURIEDIFFERENT PARTS AND THEIR CODE. | | | | 12 000770 006267 177402 | 001420 | 15 000776 006367 177376 | | | 006267 | 210100 | 21 | 22 | 23 | 25 | ** | |

| 2 |
|--|
| 04 PAGE 10 |
| 23:42:04 |
| 30-0CT-78 23:42:04 |
| VM02-12 |
| MACRO |
| RT-13 |
| FOURTEFFT SUBROUTINE RT-11 MACRO POST PROCESSING ALGORITHM |
| ROCESSI |
| POST P |

| | 1. INTRODUCTION TO POST PROCESSING ALG POST PROCESSING OF THE TRANSFORMED BECAUSE THE INFUT REAL DATA HAS ASSUME AND THE GUITPUT OF THE FIT IS NOT IN CO THE EQUALIONS THAT ARE IMPLEMENTED ARE GIVEN BELOW: ARE GIVEN BELOW: ARE (A) = RP + IP * COS(T) - RH * COS(T) ARICH + IP * COS(T) - RH * COS(T) ARE (M) + M + RP + IP * COS(T) - RH * COS(T) ARE (M) + M + M + M + M + M + M + M + M + M + | 11. INTRODUCTION TO POST PROCESSING 12. INTRODUCTION TO POST PROCESSING 13. INTRODUCTION TO POST PROCESSING 14. INTRODUCTION TO POST PROCESSING 15. INTRODUCTION TO POST PROCESSING 16. INTRODUCTION TO POST PROCESSING 17. INTRODUCTION TO POST PROCESSING 18. INTRODUCTION TO POST PROCESSING 18. INTRODUCTION TO POST PROCESSING 19. INTRODU | MHERE TERMSONE SONE THIS PAST SONE THIS PAST THIS | ALGORITHM: | MED ARRAY IS DONE SURED TO BE COMPLEX N CORRECT FORM. | (1) (4(1) (8(1) | N/2-1, AND | ARE USED IN | ŝ. ŝ | INDEX TO GET SIN, COS VALUES. | |
|--|--|--|---|--------------------|--|--|--|------------------------------------|---------------------------------|-------------------------------|--|
| 1. INTRODUCTION 1. INTRODUCTION POST PROCESSING AND THE CUNTION AND THE EQUATION ARE GIVEN BELOW: ARE GIVEN BELOW: ARE CONTION AND AND AND AND AND AND AND A | 1. INTRODUCTION I POST PROCESSING ALL POST PROCESSING ALL AND THE DUTTON THE EQUATION THE EQUATION ARE GIVEN BELOW: MHERE TEPT+M/N, RP=1(M+1(N-M))=1M AR(N-M)=1M AR(| ARE GIVE SOME THIS PAST BECAUSE AND THE ARE GIVE BOME THIS PAST SOME THIS PAST | MHERE TERMSONE SONE THIS PAST SONE THIS PAST THIS | PROCESSING | UG OF THE TRANSFORMED ARRAY IS DOING FOR THE CONTROL OF THE FORM. THE FFT IS NOT IN CORRECT FORM. | 1P*COS(T)-FM*SIN(T)-1F*SIN(T)-FM*SIN(T)-FM*SIN(T)-FM*SIN(T)-FM*SIN(T)-FM*COS | N=16 AND M=0,1,2, RP=R(M)+R(N-M),IM=1 | Y VARIABLES THAT A | | | |
| | 711289 | | | POST PROCESSING AL | POST PROCESSIN BECAUSE THE INFUI AND THE OUTPUI OF THE EQUATIONS | AR(M)=RP- AI(M)=IM- AR(N-M)=R | WHERE T=PI+M/N, RP=I(M)+I(N-M), RRM=R(M)-R(N-M), | SOME TEMPORAR THIS PASS ARE DEF | - - - - - | | |

FOURIE --FFT SUBROUTINE RT-11 MACRO VM02-12 30-0CT-78 23:42:04 PAGE 11 POST PROCESSING ALGORITHM

| | 2. CODE FOR POST PROCESSING ! | NOTE | SET UF ADDRESS POINTERS AND OTHER RELATED COUNTERS. | FI MOV DATA, RD 15ET ADDRESS POINTER AND 4 OF FOINTS BEFORE SCALING DATA ARRAY. | N,R1 PC,SCALE | MOV #10,R1 SET COUNTER TO DECIMAL B. | | ADD DATA.R4 POINT. | MOTE | | THE POST PROCESSING OF FIRST POINT IS DONE SEPERATELY BECAUSE WE DO NOT PHYSICALLY GE-NERATE THE (N+1)ST POINT. | MOV 2(RD),R2 | RZ. (RO) | CLR (RD)+ ICLEAR THE LOCATION WH -ERE THE IMAG WAS STORED. | NOTE: | CET DE THE REST OF THE POINTS ARE PROCESSED. SO | | IB: MOV INX.RZ JSR PC.SNLOK1 :GET THE VALUE OF SINE. | CONTINUED ON NEXT PAGE |
|-----|-------------------------------|------|---|---|------------------|--------------------------------------|--------|--------------------|---|----|---|--------------|----------|--|-------|---|-------|--|------------------------|
| | | | | POST | • | | 177744 | • | | | | 1 POST11 | | | | | | P08178 | |
| | | | | 176744 | 176732 | 176730 | | 176706 | | | | 200000 | | | • | | | 177716 | |
| | | | | 016700 1 | - | 016700 1 | | 1 402990 | | | | 016002 0 | 060210 | 002050 | | | | 004267 | |
| • | × | | | 001036 | 001042 | 001052 | 001062 | 920100 | | | | 001100 | 001100 | 001110 | | | | 001112 | |
| ~~~ | 4 N -0 | ~ 60 | 222 | 5454 | 11 | 20 | 22 | 24 2 3 | 26 27 27 27 27 27 27 27 27 27 27 27 27 27 | 28 | 31 32 32 32 | 9 4 6 | 366 | 4 4 9 9 8 | 43 | 101 | 7 4 4 | 222 | 328 |

| 1010267 177264 HOV R2, SINE 0167702 177264 HOV R2, SINE 0167702 177602 HOV R4, SINE 016771 177642 HOV R4, SINE 011467 177542 HOV R4, SINE 011467 177542 HOV R4, SINE 011467 177543 HOV R4, SINE 011467 177543 HOV R4, SINE 011467 177543 HOV R4, SINE 011467 177544 HOV R4, SINE 011467 177644 HOV R6, SINE 011467 177644 HOV HOV R6, SINE 011467 177644 HOV R6, SINE | | | | | * | | | |
|--|--------|--------|--------|--------|------------|------------|--------------|--|
| 065702 177702 A00 47000. 1NX X 105702 065702 05000560 06570 0000560 06570 0000560 06570 0000560 06570 0000560 06570 0000560 06570 0000560 06570 000005 0000560 06570 000002 077826 06570 000002 077826 065007 000002 077826 | 001122 | 010267 | 177264 | | Ĭ | 2 | R2, SINE | SAVE VALUE OF SINE. |
| 005/2702 (JOUGOO 1970) 011467 177642 | 001126 | 016702 | 177702 | | Ĕ | 2 | INX, KZ | |
| 0107457 177542 POST71 HOV F7.058 F7.058 10107457 177642 HOV F7.058 | 001132 | 201290 | 040000 | | Ā <u>`</u> | 0.5 | #40000.RZ | GET VALUE OF COSINE. |
| 177246 1 | 001136 | 19/500 | neconn | | | ¥ : | F.C. SNI UK. | |
| 11467 177642 | 251100 | 010267 | 177246 | | | 2 | F2, C0S | STORE VALUE OF COSINE. |
| 11467 177642 NEW (K4) KH 17636 OGGGGGGGGGGGGGGGGGGGGGGGGGGGGGGGGGGG | 001146 | 011467 | 177642 | | ř | > | (F4), RP | : K(N-M) |
| 016467 177636 NEG RR41.1P 016467 000002 177626 NOC 2(R41.1P 016467 000002 177626 NOC 2(R41.1P 016467 000002 177626 NOC 2(R41.1P 064067 000002 177576 NOC 2(R01.RP 016767 177546 177556 NOC 2(R01.1P 016767 177546 177556 NOC RF. RR NOC 16767 177550 NOC 16767 177550 NOC RF. RR NOC 16767 177550 NOC RF | 001152 | 011467 | 177642 | | ř | > | (K4), RM | TEM=R(N-M) |
| 016467 000002 177626 MOV 2(R4).IP 016467 000002 177624 MOV 2(R4).IP 016467 17766 MOV 2(R4).IP 066067 17766 MOV 2(R0).RP ADD (R0).RP ADD (R0).RP ADD (R0).RP ADD (R0).RP ADD (R0).IP ADD (R | 101156 | 005467 | 177636 | | ž | 9 | RA | 12A=-2(N-A) |
| 016467 000002 177624 MOV 2(R4).IM OUGLEGY 177626 ADD (R0).RP ADD (| 001162 | 016467 | 000000 | 177626 | ř | >0 | 2(R4), IP . | 11F=1(N-M) |
| 005467 177420 061067 177626 061067 177606 061067 177606 06067 000002 177574 016767 177562 177574 016767 177562 177574 016767 177562 177574 016767 177562 177556 016767 177550 016767 177550 016767 177550 016767 177550 016767 177550 016767 177550 016767 177550 016767 177550 016767 177550 016767 177550 016767 177550 016767 177550 016767 177570 016767 177 | 001170 | 016467 | 200000 | 177624 | Ĕ | ٥٥ | 2(R4), IM | ; IM=1(N-M) |
| 061067 177606 061067 177606 061067 177606 066067 000002 177576 066067 000002 177576 016767 177542 177576 016767 177546 177556 016767 177546 177556 016767 177546 177556 016767 177546 177556 016767 177546 177556 016767 177546 177556 016767 177520 016767 17 | 901176 | 005467 | 177620 | | ž | 5.5 | H | :IM=-I(N-M) |
| 061067 177606 061067 177606 061067 000002 177576 06167 000002 177576 016767 177562 177576 016767 177562 177576 016767 177562 177556 016767 177564 177556 016767 177564 177556 016767 17756 177556 016767 177550 016767 177550 016767 177550 016767 177550 016767 177550 016767 177550 016767 177502 016767 177503 0167 | 001202 | 061067 | 177606 | | A | 00 | (KO), RP | 1 RF=R(M)+R(N-M) |
| Debols D | 001206 | 061067 | 177606 | | H | 00 | (RO), RM | : RM=R(M)-R(N-M) |
| D66067 D66062 D66067 D | 001212 | 190990 | 200000 | 177576 | 4 | 00 | 2(R0).IP | 11F=1(M)+1(N-M) |
| 175.62 1775.62 1775.64 1775.65 1775.65 1775.65 1775.65 1775.65 1775.65 1775.65 1775.65 1775.65 1775.65 1775.65 1775.65 1775.65 1775.65 1775.65 1775.65 1775.65 1775.65 1775.65 1775.75 1775. | 01220 | 190990 | 000000 | 177574 | ¥ | 00 | Z(KU), IM | : IM= I(M)-I(N-W) |
| D16767 177562 177564 MOV 114,01M D16767 177546 177556 MOV MOV MOV D16767 177546 177556 MOV MOV MOV D16767 177550 MOV MOV MOV D16702 177520 MOV MOV MOV D16702 177501 MOV MOV MOV D16702 177501 | 01226 | 016767 | 177562 | 177570 | _ | ٥, | RF, ARM | |
| 016767 177546 177556 MOV RF.ARNM 016767 177546 177556 MOV RF.ARNM 016702 177550 MOV IF.R2 073227 000001 POST201 ADD R2.ARM 160267 177520 RSHC R1.R2 073227 000001 RSHC R2.ARM 016702 177504 POST251 MOV IF.R2 073227 000001 RSHC R1.R2 073227 000001 RSHC R1.R2 016702 177502 RSHC R1.R2 016702 177502 RSHC R1.R2 016702 177500 RSHC R1.R2 016702 RSHC R1.R2 016702 177500 RSHC R1. | 01234 | 016767 | 177562 | 177566 | ř | 00 | IM, AIM | JARM=AR(M) AND AIM=AI(M). |
| 016767 177546 177554 MOV IN.AINM 005467 177550 016702 177530 016702 177530 016702 177530 016003 | 01242 | 016767 | 177546 | 177556 | Ě | ٥٥ | RF. ARNM | |
| NEG AINH | 01250 | 016767 | 177546 | 177554 | Ĕ | ^ 0 | IM, AINM | : ARNM=AR(N-M) AND |
| 005467 177550 NEG AINM 016702 177530 MOV IF-R2 073227 000001 POST2D1 ASHC COS.R2 060267 177520 RSHC H1.K2 016702 177520 RSHC H1.K2 073227 000001 RSHC R2.ARH 060267 177504 POST2D1 HUL SINE.R2 073227 000001 SHC R2.AINM 016702 177500 RSHC H1.R2 073227 000001 SHC R2.AINM 016702 177500 RSHC H1.R2 073227 000001 RSHC H1.R2 060267 177500 RSHC H1.R2 073227 000001 RSHC RS.ARM 060267 177500 RSHC H1.R2 073227 000001 RSHC RS.ARM 060267 177500 RSHC H1.R2 073227 000001 RSHC RS.ARM 060267 177500 RSHC RSHC RSHC RSHC RSHC RSHC RSHC RSHC | | | | - | | | | AINM=AI(N-M). |
| 016702 177530 MOV 1F.R2 070267 177122 MUL COS.K2 060267 17722 MUL COS.K2 060267 177520 MOD 1 F.R2 016702 177504 MUL SINE R2 070267 177504 MUL SINE R2 160267 177502 SUB R2.AIM 016702 177503 SUB R2.AIM 016702 177504 MUL SINE.R2 060267 177504 MUL SINE.R2 060267 17750 SUB R2.ARM 016702 17750 MUL SINE.R2 060267 17750 MUL COS.R2 016702 17750 MUL COS.R2 077227 077026 MUL COS.R2 | 01256 | 005467 | 177550 | | ž | 5 | AINM | IAINH=-AI(N-M). |
| MUL COS.R2 177122 MUL COS.R2 177122 MUL COS.R2 17722 MUL COS.R2 MUL COS.R2 MUL SILV MUL SI | 01262 | 016702 | 177530 | | Ē | 00 | IF.R2 | |
| 073227 000001 AEHC #1.F2 060267 177522 SUB K2.4KH 160267 177520 SUB K2.4KH 016702 177524 SUB K2.4KH 016702 177504 POST251 HOV IF.K2 070267 177502 SUB R2.4IH 160267 177502 SUB R2.4IH 160267 177500 SUB R2.4IH 016702 177462 MOV RM.R2 073227 000001 SUB R2.4IM 016702 177450 MOV RM.R2 060267 177450 MOV RM.R2 060267 177450 MOV RM.R2 060267 177450 MOV RM.R2 016702 177450 MOV RM.R2 016702 177450 MOV RM.R2 016702 177450 MOV RM.R2 073227 000001 POST501 SUB R2.4IM 160267 177430 MOV RM.R2 073227 000001 SUB R2.4IM 160267 177430 MOV RM.R2 073227 000001 SUB R2.4IM 160267 177430 SUB R2.4IM 160267 177430 SUB R2.4IM 160267 177430 SUB R2.4IM | 01266 | 070267 | 177122 | | Ē | II. | C05.R2 | 11F*C6S(T) |
| 0.00267 177522 POSTZO! ADD RZ.ARH 16.0267 177520 POSTZS: MOV IF.RZ 070267 177074 POSTZS: MOV IF.RZ 070267 177074 POSTZS: MOV IF.RZ 16.0267 177050 RS: RZ.AIH 16.0267 177050 RS: RZ.AIH 16.0267 177050 RS: RZ.AIH 16.0267 17750 RS: RZ.ARH 06.0267 17750 RS: RZ.ARH 0770267 17750 RS: RZ.ARH 06.0267 17750 RS: RZ.ARH 07.0267 17750 RS: RZ.ARH 06.0267 1775 | 01272 | 073227 | 000000 | | _ | SHC | #1,R2 | |
| 160267 17752D SUB KZ-ARNM 016702 177504 POST251 HUV IF-KZ 070267 177074 ASHC #1.KZ 160267 177502 SUB KZ-AIH 160267 177502 SUB KZ-AIH 160267 177500 HUL SINE-RZ 0732Z7 000001 SUB KZ-AIH 160267 17750 SUB KZ-AIH 160267 17752 SUB KZ-ARNM 01670Z 177436 ASHC #1.KZ 0732Z7 000001 ASHC #1.KZ 060267 177436 ASHC #1.KZ 0732Z7 000001 ASHC #1.KZ | 01276 | 060267 | 177522 | | 7 | 00 | R2.ARM | IAKH=A(M)+IP+COS(T) |
| 016702 177564 POST251 MOV 1F.K2 070267 177074 AND SINE.R2 073227 000001 SUB R2.AIM 016702 177500 SUB R2.AIM 016702 177462 SUB R2.AIM 073227 000001 SUB R2.AIM 073227 000001 SUB R2.AIM 073227 000001 SUB R2.ARM 060267 177450 ASHC 41.R2 060267 177450 ASHC 41.R2 060267 177450 ASHC 61.R2 073227 000001 SUB R2.ARM 060267 177450 ASHC 60.R2 073227 000001 POST501 SUB R2.AIM 160267 177430 SUB R2.AIM 160267 177430 SUB R2.AIM 160267 177430 SUB R2.AIM | 01302 | 160267 | 177520 | | • | ue | K2. ARNM | JAKNM=AK(N-M)-IP+COS(T) |
| 070267 177074 MUL SINE.R2 07327 000001 SUB R2.41H 160267 177502 SUB R2.41H 160267 177502 SUB R2.41H 016702 177462 MOV RM.R2 07327 000001 SUB R2.4NH 016702 177450 MOV RM.R2 160267 177450 MOV RM.R2 016702 177450 MOV RM.R2 016702 177450 MOV RM.R2 07327 000001 MOV RM.R2 07327 000001 MOV RM.R2 07327 000001 MOV RM.R2 07327 177430 MOV RM.R2 07327 17 | 01306 | 016702 | 177504 | | | 00 | IF.K2 | |
| 160267 177502 SUB R2.41M 160267 177502 SUB R2.41M 160267 177050 MOV RM.R2 073227 000001 ASHC #1.R2 060267 177450 ASHC #1.R2 060267 177450 ASHC #1.R2 016702 177450 ASHC #1.R2 016702 177450 ASHC #1.R2 073227 000001 ASHC #1.R2 073227 000001 ASHC #1.R2 073227 000001 ASHC #1.R2 073227 000001 ASHC #1.R2 160267 177026 ASHC #1.R2 160267 177026 ASHC #1.R2 160267 177430 ASHC #1.R2 160267 177430 ASHC #1.R2 | 01312 | 070267 | 177074 | | Ī | 7 | SINE . RZ | :IF*SIN(T) |
| 160267 177502 SUB R2.AIH 160267 177500 SUB R2.AIH 160702 177462 MOV RM.R2 070267 177050 MUL SINE.R2 070327 000001 SUB R2.ARH 060267 177450 ADD R2.ARH 016702 177450 ADD R2.ARH 016702 177450 MUL COS.R2 070267 177430 RM.R2 160267 177430 SUB R2.AIH 160267 177430 SUB R2.AIH 160267 177430 SUB R2.AIH | 01316 | 073227 | 000000 | | 4 | SHC | #1,R2 | |
| 160267 177500 SUB RZ.AINM 016702 177462 MOV RR.RZ 070267 177050 ASHC #1.RZ 160267 177450 ASHC #1.RZ 060267 177450 ASHC #1.RZ 070267 177450 ASHC #1.RZ 070267 177450 ASHC #1.RZ 070267 177430 ASHC #1.RZ 070267 177430 ASHC #1.RZ 160267 177430 BUB RZ.AINM 160267 177430 BUB RZ.AINM | 01322 | 160267 | 177502 | | 35 | an | R2.AIM | IAIM=AI(M)-IP+SIN(T) |
| 070267 17762 MUL SINERS 07327 000001 ASHC 41.R2 160267 177450 ASHC 41.R2 060267 177450 ASHC 41.R2 016702 177450 ASHC 41.R2 070267 177450 ASHC R2.ARM 070267 177436 MUL COS.R2 070327 000001 ASHC 81.R2 160267 177430 SUB R2.AIM | 01326 | 160267 | 177500 | | S | 83 | RZ. AINM | HAINMENI (N-M)-IPESIN(1). |
| 0.70267 177030 ANUL SINE, KZ 160267 177452 SUB RZ, ARM 060267 177450 ADD RZ, ARM 016702 177436 ADD RZ, ARM 073227 000001 ANUL COS, RZ 160267 177026 ADD RZ, ARM 160267 177026 ADD RZ, ARM 160267 177432 POST50: SUB RZ, AIM 160267 177430 SUB RZ, AIM 160267 177430 SUB RZ, AIM | 11332 | 016/02 | 794//1 | | É | > | KM, KZ | |
| 160267 177452 8UB R2.4RM 060267 177450 ADD R2.4RM 016702 177450 ADD R2.4RM 016702 177450 ADD R2.4RM 016702 177450 ADD R2.4RM 070267 177026 ADD R2.4RM 160267 177430 ADD R2.4IM 160267 177430 BUB R2.4IM 1 | 11336 | 070267 | 177050 | | E 2 | 100 | SINE, KZ | ************************************** |
| 060267 177436 600 RZ-14KH 016702 177436 600 RZ-14KH 016702 177436 600 RZ-14KH 070267 177626 600 RZ-14KZ 160267 177432 POST50: SUB RZ-14H 160267 177430 1 | 74510 | 177510 | 100000 | | 2 0 | 2 4 5 | 61.K2 | CT STOREGE CT SOCIACITY COLLEGE. |
| 1016702 177430 HOU KY, HANNI 016702 177436 HOU COS, R2 073227 000001 ASHC 81, R2 160267 177432 POST50: SUB R2, AIM 160267 177430 SUB R2, AIM | 01010 | 197091 | 704/17 | | 6 | 9 0 | KZ, HKH | THE THE PERSON AND TH |
| 160267 177026 HUL COS.RZ 073227 000001 ASHC #1.RZ 160267 177432 POST50: SUB RZ.AIM 160267 177430 SUB RZ.AIM | 75510 | 016267 | 177450 | | a x | 2 2 | KZ, AKNA | THE THE TRUE TO THE TENT OF TH |
| 160267 177430 FOST50: SUB RZ.AIM 160267 177430 SUB RZ.AIM 160267 177430 I | 200 | 20000 | 2000 | | : 1 | | 2000 | |
| 160267 177432 POST5D: SUB RZ.AIM 160267 177430 I SUB RZ.AIM 160267 177430 I I I I I I I I I I I I I I I I I I I | 79510 | 722770 | 17/026 | | | , ה | COS. KZ | - KH4COSIII |
| 160267 177430 SUB RZ.AINM | 277 | 140247 | 100000 | | - | 2 4 | 27. CTM | OT SOUTH TO TO TO THE PROPERTY. |
| | 74210 | 140247 | 177470 | | - | 9 4 | EZ. ATNM | DINMEDICAL TOTAL TOTAL TOTAL TOTAL |
| | | | | | | 3 | | |
| | | | | - | | | | |
| _ | | | | - | | | | |
| | | | | - | | | | |

| 13 |
|--|
| PAGE |
| 23:42:04 |
| 30-0CT-78 23142104 PAGE 13 |
| VM02-12 |
| MACRO |
| FOURIEFFT SUBROUTINE RT-11 MACRO VMDZ-12 POST PROCESSING ALGORITHM |
| FOURIEFFT POST PROCESSI |
| |

| | | | - | | | | | | | | |
|---|---------|--|----------------|--------------|-----------|--------|--------------|------|----|-------|-----------------------------------|
| | • | HAS BEEN DONE NOW OF POINTS. | INCREMENT SINE | IDEC R4 BY Z | 1R1<-R1-1 | | | | | | LGORITHM. |
| ARM, (RD) ARNM, (R4) ATH, 2(RD) ATH, 2(RD) | | ONE PAIR OF POINTS HAS BEEN DONE GO ON TO MEXT PAIR OF POINTS. | INX | -(R4),-(R4) | RI | P0515 | SFACTR PC | | | | END OF POST PROCESSING ALGORITHM. |
| SSTROY VON | NO IN | | INC | E 5 | DEC | 35 | POSEXT: DEC | • | | | END OF |
| 20000 | | | | | | | | | | | |
| 177416 | | | 177402 | | | 177444 | 200000 | | | | |
| 016710 | | | 005267 | 024444 | 005301 | 000167 | 005367 | | | | |
| 1 2 4 5 001402 6 001402 7 001412 8 001404 | * 0 = 2 | 12423 | 17 001426 | | 20 001436 | _ | 23 001446 | 27 | 30 | 7 7 F | 328 |
| | | | | | | | | | | | |

INDEX

| PAGE | |
|-----------------------|------------|
| 23142104 | |
| 30-0CT-78 23:42:04 | |
| E RT-11 MACRO VM02-12 | |
| MACRO | |
| RT-11 | |
| E FFT SUBROUTINE | CALE |
| FFT | TINE S |
| FOURIE | SUBROUTINE |

| m |
|---------|
| = |
| • |
| SCALI |
| 0, |
| |
| # |
| = |
| IBROU11 |
| 5 |
| 0 |
| œ |
| 8 |
| 3 |
| 8 |
| |
| _ |
| BTTL |
| - |
| æ |
| Ø |
| • |
| |
| |
| |
| |
| |
| |
| |
| |
| |
| |
| |
| |
| |
| |
| |
| |
| |
| |
| |
| |
| |
| |
| |
| |
| |
| |
| |

| 91 | | | | TNI . | 1. INTRODUCTION TO SUBROUTINE "SCALE": | CALE": |
|-----------------|--------|---------|---------|--------|---|--------------------------|
| | | | | 1111 | THIS SUBROUTINE CHECKS BITS 13-14 AND SHIFTS THE | 3-14 AND SHIFTS THE |
| 10 | | | | SHIFTS | SHIFTS THE ARRAY ONE BIT RIGHT IF BIT-13 IS SET. | F BIT-13 IS SET. |
| = : | | | - | BE | BEFORE CALLING THIS SUBROUTINE IT SHOULD PE | NE IT SHOULD RE |
| 13 | | | | IS LOA | ENSURED THAT THE STARTING ADDRESS OF THE ARRAY IS LOADED IN RD AND THE LENGHT OF THE ARRAY IS LO | S OF THE ARRAY |
| | | | | -ADED | IN RI. THE SUBROUTINE IS C | ALLED BY GIVING THE |
| 15 | | | - | COMMAN | "JSR PC.SCALE". | |
| 19 | | | | HI THE | THE VARIABLE "SFACTR" WHICH IS DEFINED BELOW | IS DEFINED BELOW |
| 18 | | | | SHIFTE | SHIFTED RIGHT BY ONE BIT. | E HAKHI DHS BEEN |
| 19 | | | | | | |
| 222 | | | | | | |
| 23 001454 24 | 000000 | | | | SFACTR! 0 ISFACTR | ISFACTR IS DEFINED HERE. |
| 52 | | | | | | |
| 26 | | | | 2. COD | 2. CODE FOR SUBROUTINE SCALE: | |
| 28 | | | | | | |
| 30 001456 | 010005 | | SCALE | MOV | RO, RS | IGET STAFTING ADDRESS |
| 32 001460 | 010103 | | _ | MOV | R1.R3 | SCET ARRAY LENGTH AND |
| 33 001442 | 700500 | | - | 2 | 76 | STOKE IN REG: R3. |
| 35 | | | - | 4 | 2 | TO KEEP TEACH WHETHER |
| 37 001464 | 012002 | | 11 1013 | 20 | (80)+ 82 | -14 OF BIT-13 IS SET. |
| | 100001 | | | BFL | SCALZ | SKIP NEXT INSTRUCTION |
| 39 | 002500 | | - | 200 | Ca | IF VALUE IS FOSITIVE. |
| | 032702 | 040000 | BCAL21 | 811 | 640000.R2 | 115 BIT-14 SET? |
| _ | 001011 | | | BNE | RDUCEZ | TYES, SCALE THICE. |
| | 032702 | .020000 | | BIT | #20000.R2 | 115 BIT-13 SET? |
| 45 001504 | 012704 | 00000 | | NO C | SCAL 3 | INO. GET ANOTHER POINT. |
| | | | - | | | NEXT POINT. |
| , , | | | | | | |
| | | | - | | | |
| 20 | | | - | | CONTINUED ON NEXT PAGE | |

FOURIE --FFT SUBROUTINE RT-11 MACRO VMDZ-12 30-0CT-78 23:42:04 PAGE 15 SUBROUTINE SCALE

| | | | | | | | | , | | | | | |
|---|--|---------|---------------|--------|--------------------|--------|--------------------------|---------|--------|----|----|-----|----------------------------|
| IALL POINTS CHECKED? ITEST IF SCALING IS REQUIRED, IYES IT IS REQUIRED, | SHIFT ENTIRE ARRAY EITHER TWO BITS OR ONE Bit to the Right. | | | | BITS TO THE RIGHT. | | FALL POINTS SCALED? | | | | | | |
| | THER | | | | | | | | | | | | |
| | E ARRAY E | | | • | | | | | | | | | BROUTINE |
| R1,8CAL1 R4 RDUCE1 | SHIFT ENTIRE ARRA BIT TO THE RIGHT. | R4 | SFACTR | R4 | (R5) | (R5)+ | R3, KOUC e3 Pc | (R5)+ | PC PC | | | | END OF SCALING SUBROUTINE. |
| U | | | | | | | | | | | | | OF S |
| SOB TST BNE RTS P | | CLR | | TST | ASR | ASR | SOB RTS | | R 18 | | | | END |
| SCAL3 | | RDUCEZI | RDUCE 11 | | RDUCE31 | | | RDUCE41 | | | | | |
| | | | | | | • | | | | | | | |
| | | | | | | | | | | | | | |
| | | | 177724 | | | | | | | | | | |
| 077114 005704 001004 000207 | | 002004 | 005267 | 005704 | 006215 | 006225 | 0007303 | 006225 | 000000 | | | | |
| 001512 001514 001516 001520 | | 001522 | 001524 | 001534 | 001540 | | 001544 | | 001554 | | | | |
| | 2222 | 12 | 1 1 1 1 1 1 1 | 20 | 22 | 24 | 25 | 22 | 29 | 31 | 33 | ž R | 45 |
| | | | | | | | | | | | | | |

THIS SUBROUTINE IS USED TO SWAP THE CONTENTS OF MEMORY LOCATIONS POINTED TO BY REGISTERS RI AND RZ, BEFORE CALLING THIS SUBROUTINE IT SHOULD BE ENSURED THAT THE ADDRESS OF MEMORY LOCATIONS THAT ARE TO SWAP-PED ARE LOADED IN RI AND RZ. 1. SUBROUTINE "SWAP" (INTRODUCTION AND CODE): .SBTTL SUBROUTINE "SWAP" (R1), R3 (R2), (R1) R3, (R2) PC FOURIE --FFT SUBROUTINE RT-11 MACRO VM02-12 30-001-78 23:42:04 PAGE 16 SUBROUTINE "SHAP" SHAP 011103 011211 010312 000207

END OF SUBROUTINE SHAP.

| - | |
|--------------------|----------|
| - | |
| | |
| 5 | |
| PAGE | |
| - | |
| 4 | |
| 0 | |
| ~ | |
| 4 | |
| ñ | |
| N | |
| 30-0CT-78 23:42:04 | |
| 7 | |
| Ţ | |
| ວ | |
| o | |
| 4 | |
| ñ | |
| | |
| | |
| N | |
| 7 | |
| VH02-12 | |
| 무 | |
| 5 | |
| _ | |
| IACR0 | |
| \bar{c} | |
| | |
| _ | |
| = | |
| | |
| | |
| - | |
| FT- | |
| E RT- | |
| INE RT-11 P | |
| TINE RT- | |
| UTINE RT- | • |
| ROUTINE RT- | .23 |
| BROUTINE RT- | OK2. |
| SUBROUTINE RT- | ILOK2. |
| SUBROUTINE RT- | SNLOK2. |
| T SUBROUTIN | "SNLOK2" |
| T SUBROUTIN | |
| T SUBROUTIN | |
| FFT SUBROUTINE RT- | |
| FFT SUBROUTIN | |
| FFT SUBROUTIN | |
| FFT SUBROUTIN | |
| T SUBROUTIN | TINE |

.SBITL SUBROUTINE "SNLOK2"

| THIS SUBROUTINE IS CALLED FROM FOURIE WHEN THE ALCRITH IS EXECUTING ZND PASS AND ONWARD. THIS SI |
|--|
| -ROUTINE IS USED TO RETURN VALUES FOR SINE AND COSINE BY SEASTHING TABLE "CHIADA" THE ONLY DIFFERENCE BETHER |
| -N THIS SUB: AND "SMLOK!" IS THE SINE-COSINE LOOK UP |
| TABLE. TABLE "SNTAB2" HAS SIXTEEN VALUES STORED, THE FIR |
| -ST EIGHT VALUES ARE FOR SIN(PI+M/B) AND THE NEXT EIGHT |
| ARE FOR COS(PI*M/8). IN THIS CASE M=0,,1,2N/2-1. |
| The same of the sa |

| - |
|-----------|
| 07310 |
| - |
| 5 |
| - |
| 0 |
| • |
| 2 |
| 055202 |
| 2 |
| 5 |
| 10 |
| ö |
| - |
| - |
| ~ |
| 03037 |
| ~ |
| \approx |
| |
| |
| - |
| \simeq |
| 9 |
| 0 |
| 0 |
| 000000 |
| 0 |
| |
| - |
| 2 |
| r AB2 |
| 4 |
| - |
| Z |
| 00 |
| - |

030373 055202

073101 055202

| 3 |
|-----|
| |
| |
| 13 |
| 303 |
| = |
| 6.7 |
| 0 |
| |
| |
| |
| 0 |
| 520 |
| 10 |
| - |
| |
| 0 |
| |
| - |
| |
| _ |
| - |
| 731 |
| - |
| 6 |
| • |
| • |
| - |
| - |
| - |
| |
| - |
| - |
| |
| _ |

077777,073101,055202,030373

000000,147404,122575,104676

| CODE FOR "SNLOK2"; | #40000,R2 | CSLOK2 | LOKZ | #177770.RZ | #10, R2 | R2 | SNTABZ(RZ),RZ | 2 |
|--------------------|-----------|--------|------|------------|---------|-------|---------------|-----|
| 2. CODE F | 118 | BNE | BR | BIC | ADD | ASL | MOV | RTB |
| | SNLOKZ | | | CSLOKZI | | LOKZI | | |
| | | | | | | | | |

.995100

 END OF SUBROUTINE "SNLOK2"

ICLEAR BITS 3-15 ADD OFFSET FOR COSINE VALUES. ISHIT LEFT FOR BYTE ADDRESSING. IGE! VALUE FROM SWIABI. SUBROUTINE "SNIOKI" IS USED TO LOOK UP THE VALUE SUBROUTINE "SNIOKI" IS USED TO LOOK UP THE VALUE OF SINE AND, COSINE TO THE CALLING FROCKAM BY SEARCHING A SINE COSINE TARLE "SNIARI". HTHE CALLING FROCKAM LOADS RZ WITH A 4-BIT FINARY & CORRESONDINE TO THE DESTINED VALUE OF ANGLE. SINCE THIS SUBROUTINE IS USED BY POST PROCESSUR ALGORITHM "TABLE "SNIARI" HAS SINE AND COSINE VALUES STORED FOR T=PI+4/16 WHERE H=D.1..N/Z. THE SINE CONTO THE SINCE THIS SUBPLIES. NAME FIRST NAME VALUES ARE FOR SNIKPIHATAA) AND THE NEXT NINE VALUES ARE FOR COS(PI+M/16)! IS BIT-14 SET? IYES, GET VALUE OF COSINE 1. INTRODUCTION TO SUBFOUTINE "SNLOK1" 2. CODE FOR SUBROUTINE "SNLOKI"; SNTAB1: 000000,014370,030373 043434,055202,065155 073101,076612,077777 077777,076612,073101 065155,055202,043434 030373,014370,000000 .SBITL SUBROUTINE "SNLOKI" SNTAB1 (RZ) . RZ PC #40000,RZ CSLOK1 LOK1 #177760,RZ #11,RZ 30-0CT-78 23142104 PAGE 18 ENS. BNL OK 11 CSLOK11 LOKI FOURIE --FFT SUBROUTINE RT-11 MACRO VMD2-12 SUBROUTINE "SNLOK!" 030373 065155 077777 073101 014370 055202 076612 076612 055202 014370 177760 001454 040000 000000 043434 073101 077777 065155 030373 042702 062702 006302 016202 .100000 032702 00100 001656 001664 001672 001700 001706 001714 001722 001726 001730 001732 001734 001742




Figure E-1. Execution Time for Subroutine FOURIE


APPENDIX F

LSI-11 ASSEMBLY LANGUAGE CODE FOR POWER SPECTRUM SUBROUTINE (PRSPEC)

AND EXECUTION TIME COMPUTATION

APPENDIX F


LSI-11 Assembly Language Code for Power Spectrum Subroutine (PRSPEC) and Execution Time Computation




PRSPEC---POWER SPECTRUM SUBROUT RT-11 MACRO VMD2-12 01:28:18 PAGE 2 DATA STRUCTURE AND VARIABLE DEFINITION.

| SBIIL DATA STRUCTURE AND VARIABLE DEFINITION. | Z.DATA STRUCTURE AND VARIABLES USED: THE VARIABLES.USED IN THIS SUBFOUTINE ARE DEFINED BELOW: | CUMŠFI: D :CUMMULATIVE SCALE FACTOR WHICH KEEPS TRACK OF THE NUMBER OF TIMES THE OUTPUT ARRAY HAS BEEN SHIFTED ONE | FLACE TO THE KIGHT. RLSGR: 0 STEMPORARY VARIABLE THAT STOKES THE SGUARE OF REAL PART OF A DATA POINT. | THE DATA STRUCTURE FOR THE OUTPUT ARRAY IS GIVEN BELOW. THE OUTPUT ARRAY IS CALLED "SPCTRA" AND IS 11 WORDS LONG? | SPCIRA: .WORD SSTORE :STARTING ADDRESS OF | SSTORE: REPT 24 .WORD 0 | |
|---|---|--|--|---|---|----------------------------|---------|
| | | 00000 | 00000 | | .90000 | | 000104* |
| | | 000000 000000 | 5 000002 000000 7 7 8 8 | | 2 000004 000000 | 900000 23 | • |

| 01:28:18 PAGE 3 | .SRIIL CODE FOR *PRSPEC*. | 3. CODE FOR "PRSPEC": | THE CODE FOR POWER SPECTRUM SUBROUTINE STARTS BELON: | PRSPEC: MOV SFCTRA.RD ;10AD THE STARTING ADDRESS OF THE ADDRESS OF | MOV CUNSELSFACTR : MOVE THE 4 OF POINTS IN THE OUTPUT AKRAY | PC, SCALE SFACTR, CUMSF1 | MOV DATA.RG ;CET STARTING ADDRESS MOV SFCTRA.R4 ;CET STARTING ADDRESS OF THE OILPHIT ARRAY. | PRSID: MOV #13.R1 FEAL FART. FSOURE THE REAL FART. FOUNTE THE REAL FART. | ASHC #1.R2 MOV RZ.RLSQR ;STORE THIS VALUE. MOV (RD)+.R2 MUL RZ.R2 SOUGRE THE IMAG PART. | RLSGR.RZ RZ.(R4)+ | SOB RI.PRSID : HE ANTAT. SOB RI.PRSID : HE POINTS DONE? NO:CO AND DO MORE. 17ESRETURN. | END |
|---|---------------------------|-----------------------|--|--|--|--------------------------------|--|--|---|----------------------|---|------------|
| PRSPECPOWER SPECTRUM SUBROUT RT-11 MACRO VM02-12 CODE FOR "PRSPEC". | | | | 10 11 000104 016700 177674 1 | 14 000110 016767 177664 0000006 15 000116 012701 000013 | 000122 004767 000126 016767 | 20 000134 016700 000000G # # 22 000140 016704 177640 # # 23 000140 016704 177640 # # 25 000140 016704 177640 # # 25 000140 016704 177640 # 25 000140 016704 17764 # 25 000140 016704 17764 # 25 000140 016704 # 25 000140 # 25 00014 | 24 U00144 012701 000013 25 U00150 012002 26 U00152 070202 | 28 000154 073227 000001 29 000160 010267 177616 30 000164 012002 31 000166 070207 32 000170 073227 000001 | 000174 066702 | 36 000202 077116 39 40 000204 000207 | 42 000001" |





NOTE: These execution times are based on the instruction execution times of LSI-11M (Ref Appendix B). START DETERMINE OUTPUT ARRAY AND SCALE IT (580-5 µSEC) COMPUTE DAMAGE FACTOR AND UPDATE OUTPUT ARRAY (3.364 MSEC) **END** Total Execution Time = 3.964 msec.

Figure F-1. Execution Time for Subroutine PRSPEC

APPENDIX G

LSI-11 ASSEMBLY LANGUAGE CODE FOR
CDF SUBROUTINE (POLYN) AND
EXECUTION TIME COMPUTATION

APPENDIX G

LSI-11 Assembly Language Code for CDF Subroutine (POLYN) and Execution Time Computation

WHERE X IS FOWER DENSITY VALUE AT THE FREDUENCY OF
INTEREST. THE VALUE OF X LIES BETWEEN D.O AND 1.0
BECAUSE THE SYSTEM HORKS WITH FRACTIONAL NUMBERS.
A FOLVINOMIAL CURVE FIT PROGRAM MAS USED TO APPO/ROX
-IMATE THE DF CURVE, AND IT WAS DETERMINED THAT THE CURVE SHOULD BE DIVIDED INTO FOLLOWING INTERVALS.EACH
INTERVAL CAN THEN BE APPROXIMATE BV A SECOND DEGREE
POLYNOMIAL WITH MINIMUM RMS ERROR!
D.O TO 0.1
0.2 TO 0.3
0.3 TO 0.4
0.4 TO 0.4
0.4 TO 0.6
0.6 TO 0.3
0.8 TO 1.0
THE FOLYNOMIAL EQUATION USED TO APPROXIMATE
DF FUNCTION IS GIVEN BELOW!
Y-A-X-X-X-X-X-X-X-Y-C
FOR EACH INTERVAL DEFINED ABOVE THERE IS A UNIQUE SET
OF COFFICIENTS A.B.C.
THESE COEFF: ARE STORED AT LOCATION STARTING AT
LABEL "COEFF: ARE STORED AT LOCATION STARTING AT
LABEL "COEFF: ARE STORED AT LABEL "COFF:
ARE USED TO TEST FOR THE INTERVAL IN WHICH X LIES.
ALSO IF THE WALUE FOR X IS LESS THAN 0.04 THEN
ANOTHER SET OF COEFF: A.B.C STORED AT LABEL "CF:"
ARE USED. THIS HAS BEEN DONE TO MINIMIZE THE ERROR
FOR VERY SHALL VALUES. THIS SUBROUTINE IS USED TO AFFROXIMATE THE FUCTION THAT IS USED TO CALCULATE THE DAMAGE FACTOK(DF) AT THE FREQUENCY OF INTEREST. THE DF CAN BE CALCULATED USING THE FOLLOWING RELATIONSHIP: NOTE: THE RECISTER DEFINITION MACRO IS DEFINED NOTE: THE GLOBAL VARIABLES AND SUBROUTINES ARE DEFINED BELOW. .TITLE POLY CURVE FIT .SBITL INTRODUCTION TO SUBROUTINE "FOLYN". .GLOBL SSTORE, TFLG, SCALE, SPCTRA 1. INTRODUCTION TO SUBROUTINE "FOLYN": .REGDEF .REGDEF

30-0CT-78 23:58:05 PAGE

POLY CURVE FIT RT-11 MACRO VMD2-12

POLY CURVE FIT RT-11 MACRO VMDZ-12 30-0CT-78 23:58:05 FACE 2 DATA STRUCTURE.

POLY

| | 0200 | 40%0 | r020 5 | 2020 1020 | 0707 |
|----------------|---|--------------------------------------|--|--|---|
| CONTINUED. | WORD WORD WORD ENDM | WORD WORD WORD WORD | HEREPI CON CONTROL CON | ENGROUPE ENGRANDE ENG | E NORD |
| DATA STRUCTURE | ARRAYS TEMPS: DFSFS: CSTRS: | ARRAY6 1EMP61 DFSF61 CSTR61 | ARRAYIO ARRAYIO | DESTION CSTRION CSTRION ARRAYII TEMPIII DFSFIII CSTRIII | ARRAV12 TEMP12: DF612: CSTR12: |
| 4 | | | | | |
| | | | | | |
| | | | | | |
| | 000000 | \$00000 000000 900000 | 000000 | 000000 000000 000000 000000 000000 | 0000012 |
| -0n40 | 000334 | 000412 000412 000414 | | 000542 000544 000614 000616 | 000670 000672 000674 |
| -4W40 | * C & C & C & C & C & C & C & C & C & C | 22222 | 222222222222222222222222222222222222222 | 64848435564 64848435564 | - CE + S + C + S + S |

POLY CURVE FIT RT-11 MACRO VMDZ-12 3D-OCT-78 23:58:05 PAGE 4 Definition of variables

| 3. DEFINITION OF VARAIBLES: THE VARAIBLES AND COEFFICIENTS USED IN THIS SUROU-TINE ARE DEFINED BELOW: VARIABLE "CDFAC" IS USED AS AN POINTER THAT CONTAINS THE ADDRESS OF THE OUTPUT ARRAY. | CDFAC: .WORD CSTR1.CSTR2.CSTR5.WORD CSTR3.CSTR4.CSTR5WORD CSTR3.CSTR1.CSTR10WORD CSTR11.CSTR12WORD CSTR11.CSTR12WORD CSTR11.CSTR12WORD CSTR11.CSTR12WORD CSTR11.CSTR12WORD CSTR14.CSTR12WORD CSTR14.CSTR17. | THE COEFFICIENTS USED IN THE FOLYNOMIAL ARE GIVEN BELOW. THEY ARE STORED IN THE FOLLOWING MANNER: .WORD FLAG.C.B.A .FLAG. IS THE VALUE WHICH IS USED TO DETERMINE. THE INTERVAL IN WHICH X LIES. | COEFF: .WORD 006314.062746.003136.177765 .WORD 014631.0405.006470.177641 .WORD 023146.032444.010766.177477 | .WORD 031463.027205.012763.177214 .WORD 046314.024157.015416.176571 .WORD 063146.021533.020441.175646 .WORD 017774.023205.174575 |
|---|---|--|--|---|
| | 000134 | | 003136 006470 010766 | 012763 015416 020441 174575 177776 |
| | 000060° 000264° 000670° | | 042746 040405 032444 | 027205 024157 021533 023205 000726 |
| | 000004* 000210* 000414* | 000000 | 006314 177765 014631 177641 023146 | 17/4/ 17/4/ 17/4/ 17/6314 17/6314 17/646 17/74 |
| | 000744 000752 000760 000766 | 225 25 060772 26 27 29 30 31 32 32 | | 001024 001034 001034 001042 001052 001052 |
| 4084846465 | 222248776575 | 3333535353 | 34 35 35 | 5 8 8 944 5 8 8 944 |

CODE FOR SUBROUTINE "POLYN"

| .SBTTL CODE FOR SUBROUTINE "POLYN" | 4. CODE FOR SUBROUTINE "POLYN": | THE CODE FOR POLYNOMIAL SUBROUTINE IS GIVEN BELOW: | POLYN: MOV TFLG.RI ;GET THE VALUE OF TEMP FLAG TO SELECT APPROPRIATION OF THE VALUE OF TEMP | ASL RI SHIFT LEFT FOR BYTE | MOV CDFAC(R1), CSTSAV :STORESTRE CALCULATED ADDRESS OF OUTPUT ARRAY IN "SCISSAV" | MOV CSTSAV,RD :THE STARTING ADDRESS MOV #13.R1 :AND THE 4 OF POINTS AND THE SCALE FACTOR OF OUTPUT ARRAY ARE | PASSED TO SUBROUTINE JSR PC.SCALE MOV CSTSAV.RD 1THE VALUE OF SFACTR MOV SFACTR2(RD) 1THE VALUE OF SFACTR 1 STATE | NOTE: | AT THIS STAGE THE OUTPUT ARRAY HAS BEEN SCALED AND ITS ADDRESS PASSED TO THE CODE WHICH STORES THE CALCULATED VALUE OF CDF. |
|------------------------------------|---------------------------------|--|---|----------------------------|--|--|---|--------------------|---|
| | | | 9000 | | 000744' 177666 | 562 513 776 0000006 | 0000000 177640 0000000 177776 | *** | • • • • |
| | | | 016701 0000000 | 100900 | 016167 0007 | 016700 177662 012701 000013 016067 17776 | 004767 0000000 016700 177640 016760 0000000 | 010067 000074 | |
| → 10 m 4 10 4 | | •91 | 13 001070 | 16 001074 | 18 001076 | 22 0011104 22 001110 23 0011114 24 | 26 27 001122 28 001126 29 001132 | 32 001140 33 34 | 8888 |

| 200 E | FOR SUBRO | UTINE PO | OUT CURVE FIT RT-11 HACRO VMD2-12 ODE FOR SUBROUTINE "POLYN" | 30-0CT-78 23:58:05 PAGE | PAGE 6 | | | |
|-------|-----------|----------|---|-------------------------|---------|---------------------|--|------------------------|
| | -01 | | | | | • | | |
| | . • | | | | | | | |
| | SO. | | | - | ODE FOI | S POLYN | CODE FOR "POLYN" CONTINUED | |
| | • ~ | | | | | | | |
| | | | • | | | | | |
| | • | | | - | | | | |
| | 10 001144 | 002002 | | | | R. | RS | SCLEAR DISPLACEMENT |
| | 12 001146 | 012701 | 1,0000 | | | 20 | 11.01 | REGISIER. |
| | 13 001152 | | 9000000 | | PLY10: | M 0 V | SSTORE (RS), RO | TEST THE FIRST POINT |
| | * | | | | | | | POINT IN THE INPUT |
| | 15 | | | - | | | | AFFAY FOR A ZERO VALUE |
| | 16 001156 | 00100 | | | | BNE | PLY15 | BREANCH TO FLYS IF |
| | 17 | | | | | | | FIRST DATA POINT IS |
| | | | | | | | | IS NOT EQUAL TO D. |
| | | _ | | | | MON | K0. R2 | MOVE D TO R2. |
| | | | | | | BR | PLY35 | |
| | 21 001164 | | 002436 | | PLY15: | CMP | #2436,R0 | :15 KO LE TO 0.04. |
| | | 002021 | | | | BGE | SMALL | TYFS, GO AND USE |
| | 23 | | | | | | | DIFFERENT SET OF |
| | 54 | | | - | | | | COEFF: |
| | 25 001172 | 012703 | 900000 | | | N 0 K | #6,R3 | IND, CHECK FOR OTHER |
| | 56 | | | | | | | INTERVALS. |
| | 27 001176 | 012704 | . 74.000 | | | ¥0 4 | #COEFF,R4 | LOND STARTING ADDRESS |
| | 28 | | | • | | | | FOR COEFF INTO R4. |
| | 29 001202 | 020024 | | | PLY20: | CMP | RO. (R4)+ | COMPARE PRESENT DATA |
| | 8 | | | • | | | | POINT TO SELECT PROPER |
| | 30 00:00 | | | | | | | INTERVAL. |
| | 32 001204 | | , , , , | | | BLE | PLY30 | |
| | 32 00170 | 007700 | • | | | 400 | ***** | TATEBUAL |
| | 5 | | | | | | | INIEKVAL. |
| | 35 001212 | 077305 | | | | 808 | R3.PLY20 | IALL INTERVALS CHACKED |
| | 92 | | | • | | | | IF NOT GO BACK. |
| | 3 | | | | | | | |
| | 9 6 | | | _ | MOTE | | | |
| | | | | | | 201100 | MANAGE GALATING | Pactor CTAL |
| | 3 7 | | | | NO CAT | AND O | AND CETED. AND BE BOINTE TO STORT CORREST IN THE SEL | FF IN THE SEL |
| | 42 | | | | ECTED | -ECTED INTERVAL. | | |
| | | | | | | | | |

JRZ=A+X*(B+X*C)
JADD THIS CALCULATED
VALUE TO FREVIOUS VALUE
VALUE IN THE ARRAY.
JRS=R5+Z
JACL DATA POINTS FINISHED?
JRL NOT GO BACK.
JYES, RETURN FROM
SUBROUTINE.
JROVE STARTING ADDRSEE
OF COEFF FOR VERY
SMALL X. THE CODE HERE IS SAME AS IN PLY30 EXECPT THAT THE FINAL FINAL RESULT IS MALVED. 182=E+X*C 182=X*(B+X*C) ;RZ=C . CODE FOR "FOLYN" CONTINUED (R4)+,R2 R0,R2 #1,R2 (R4)+,R2 R0,R2 R0,R2 (R4)+,R2 R2,CSTR0(R5) (R5)+ R1,PLY10 (R4)+,R2 R0,R2 #1,R2 (R4)+,R2 R0,R2 #1,R2 (R4),R2 R2 ACF : R4 PLY35 2 MUL ASHC ASHC ASHC ASHC MOV MUL ADD MUL ADD ADD ASHC ENO. 181 RTS 90 88 30-0CT-78 23158105 PAGE 7 PLY30: PLY351 SMALL POLY CURVE FIT RT-11 MACRO VMD2-12 CODE FOR SUBROUTINE "POLYN" . 400000 001062 00000 100000 100000 100000 012402 070200 073227 062402 070200 073227 062402 012402 070200 073227 062402 070200 073227 061402 . 100000 005725 401210 000000 000756 16 001234 17 001234 19 001245 22 001245 23 001246 24 001256 25 001256 27 001256 28 001266 30 001266 31 001266 32 001276 33 001276 34 001276 35 001276 46 001300 001214 001220 001224 001224 001234 001234




Figure G-1. Execution Time for Subroutine POLYN

APPENDIX H

LSI-11 ASSEMBLY LANGUAGE CODE FOR CONTROL EXECUTIVE (EXEC)

APPENDIX H

LSI-11 Assembly Language Code for Control Executive (EXEC)

| EXECUTIVE | RT-11 MACRO VH02-12 | 00:06:08 PACE 1 |
|----------------|---------------------|---|
| - N M 4 N | | SBITL INTRODUCTION TO CONTROL EXECUTIVE |
| 97. | | 1 1. INTRODUCTION TO CONTROL EXECUTIVE: |
| 2222 | | THE SYSTEM ONCE POWER HAS REEN SWITCHED ON AND THE STRUNTSTANDBY SWITCH HAS BEEN PLACED IN RUN POSITION. THE EXECUTIVE WILL RELINQUISH CONTROL IF EITHER THE POWER HAS BEEN SWITCHED OF OR THE SYSTEM HAS BEEN SWITCHED OFF OR THE SYSTEM HAS BEEN SWITCHED |
| 7237 | | TO STANDBY MODE. H NOTE: THE GLORL DATA STORAGE AREAS ARE DEFINED BELOW: |
| 20 20 | | ; GLOBL DATA, ISTR2, CDATA, SPCTRA, TFLG |
| 22 23 23 | | NOTE: THE GLOBAL SUBROUTINES ARE DEFINED BELOW! |
| 222 | | GLOBL FOURIE, PRSPEC, POLVN |
| 23 28 28 | | NOTE: THE GLOBAL VARIABLES ARE DEFINED BELOW: |
| 326 | | GLOBL SFACTR.CUMSF1.TSUM.TFLG |
| 3 3 3 | | NOTE: THE RECISTER ARE DEFINED BELOW: |
| 36 900 | 900 | . MCALL .REGDEF . |
| 286 | .000000 | . CSECT |
| - 07 | | |

| EXECUTIVE RT-11 MACRO VMOZ-12 DEFINITION OF DEVICES USED | RT-11 MACRO | VM02-12 | 00:06:08 PAGE 2 | | |
|---|-------------|---------|-----------------|---|---|
| -0040 | | | | SBITL DEFINITION OF DEVICES USED | VICES USED |
| * C * C Q | | | | 2. DEFINITION OF DEVICES: THE DEVICES THAT ARE CARE DEFINED HERE. | DEFINITION OF DEVICES: THE DEVICES THAT ARE CALLED IN BY THE EXECUTIVE DEFINED HERE. |
| 1221 | | | · · · · · · · | ANALOG TO DIGITAL CONVERTOR (ADC) | ERTOR (ADC) |
| 121: | 170400 | | • • | ADCSR-170400 | : ADC CONTROL AND STATUS |
| 0 0 0 | 170402 | | | ADBFR=170402 | ADC DATA BUFFER REGISTER |
| 21 000000 | 000000 | | | ADFLG: 0 | ADC FLAG WILL BE USED |
| . 52 52 | | | | | POINTS HAVE BEEN READ IN FAND STORED AT THE ALLOCA STORAGE AREA. |
| 27.8 7.8 | | | | | I THIS FLAG IS CLEARED BY THE EXECUTIVE BEFORE ADC |
| 29 000002 30 31 32 33 | 000000 | • | | ADCNT: 0 | THIS COUNTER KEEPS TRACK 10F NUMBER OF POINTS TO B 1CONVERTED AND STORED. IT 1IS LOADED BY THE EXEC BE 1-RE ADC IS ENABLED. |
| 3882 | | | | REAL TIME CLOCK (RTC) | |
| \$ \$ \$ \$; | 170420 | | | RTCSR=170420 | FRTC CONTROL AND STATUS R |
| :44 | 170422 | | - | RTBFR=170422 | IRTC DATA BUFFER REGISTER |

EXECUTIVE RT-11 MACRO VMO2-12 00:06:08 PAGE 3 FPASS --FIRST PASS THROHGH THE EXECUTIVE

| *SBITL FPASSFIRST PASS THROHGH THE EXECUTIVE 3. FIRST PASS THROUGH THE EXECUTIVE: | FIRST TIME THROUGH THERE ARE NO DATA POINTS AVAILABLE THEREFORE THE PROCESSOR REMAINS IDLE AND ADC GATHERS 32 DATA POINTS. THE DATA POINTS ARE STILL BEING CONVERTED AND STORED VIA INTERRUPT SCHEME. | CONTA | SET COUNTER TO | RTCSRV.@#440 ;SET ADDRESS OF RTC | Section Housess | | .C#4DO :SET ADDRESS OF ADC | SERVICE ROUTINE AT | | SET PROCESSOR PRIO | • | | TINO WAIT |
|---|---|--------|----------------|----------------------------------|-----------------|---------------|----------------------------|--------------------|------------|--------------------|--------------|----------|-----------------|
| ASS THROH THROUGH T | FIRST TIME THROUGH THERE AVAILABLE THEREFORE THE PROD IDLE AND ADC CATHERS 32 DATA BOATA POINTS ARE STILL BEING STORED VIA INTERRUPT SCHEME. | ADFLG | #40. ADCNT | #RTCSRV | 67780 0018 | #177740.RTBFR | #ADCSRV, @#400 | | #100.0#40Z | #100 | #7520, ADCSR | #1.ADFLG | START2 CONT1 |
| TRST P | TIME TIME THER INTS AR | CLR | M0V | MOV | 201 | 204 | M04 | | MOV | MIPS | | BIT | 8E.0 |
| FPASS | FIRS AVAILARI IDLE AN BATA PO STORED | EXEC | | | | | | | | | | SIBRIZ | |
| .SBTTL | | | | | | | | | | | | | |
| | | | | | | | - | | | | | | |
| | | 427000 | | 000440 | 677000 | 170422 | 000426' 000400 | | 207000 | | 170400 | 177674 | |
| • | | 177770 | 000000 | 000200 | 00000 | 177740 | 000426 | | 000100 | 000100 | 007520 | 100000 | |
| | | 005067 | 012767 | 012737 | 45.640 | 012767 | 012737 | | 012737 | 106427 | 012767 | 032767 | 001773 |
| | | 000000 | 910000 | 000024 | 620000 | 0000040 | 970000 | | 27 000054 | 29 00000 62 | 990000 | 920000 | 000104 |
| - N P 4 B | 1221124 | 121 | | | 2 5 | | 23 | 25 | 27 | 52 62 | | 383 | |

| | SBITL PROCESSING CONTROL | 4. PROCESSING CONTROL: | EACH SET OF 32 DATA POINTS ARE FIRST FOURTE TRANS | Prompt of the submitted of the state of the | IS REFEATED FOR TEN SETS OF DATA POINTS AND AN AVERAGE POWER SPECTRUM OBTAINED, NEXT THE DAMAGE FACTOR IS CAL | -CULATED AT EACCH FREQUENCY. | TEMPERATURE SIGNAL IS SAMPLED AND ACQUIRED. THIS ACQUI | -KED VALUE IS SUMMED IN A STORAGE VARIABLE "ISUM". | CAPTER 10 100F FXECUTIONS) THE AVERAGE TEMPERATURE | VALUE IS STORED IN "TSUM" | EVERY TIME THE PROCESSING LOOP IS STARTED THE ADC "IS | ENABLED AND NEXT 32 DATA POINTS ARE GATHERED VIA | INTERRUPT SCHEME. THE REAL TIME CLOCK IS USED TO SYNCHRO | | | | NOTE: | COLUMN ALCOCATION AND | LOOP COUNTERS (PROCIOD AND ADCIDE) ARE DEFINED | AND INITIALIZED BELOW: | ADCIOP: 0 STHIS COUNTER IS USED TO | | STORAGE SHOULD BE USED TO | STORE CONVARTED DATA. IT | IIS ALSO USED TO DETERMINE | :WHICH 32 POINTS NEED | | PRCL (P) D 1THIS COUNTER IS USED TO | SPECTRUM SETS HAVE TO BE | IADDED TOCETHER. |
|---------------------------------|--------------------------|------------------------|---|---|---|------------------------------|--|--|--|---------------------------|---|--|--|----|----|----|-------|--|--|------------------------|------------------------------------|----|---------------------------|--------------------------|----------------------------|-----------------------|----|-------------------------------------|--------------------------|------------------|
| 00:06:08 PAGE 4 | | | | | •• | | | | | | | - | - | | - | | - | | | - | • | | | | | | | | | |
| RT-11 HACRO VH02-12 ROL. | | | | | | | | | | | | | | | | | | | | | 000000 | | | | | | | 000000 | | |
| EXECUTIVE RT-PROCESSING CONTROL | -004E | | • • • | . 01 | 11 | 12 | 22 | 91. | 18 | 19 | 20 | 51 | 2.2 | 54 | 52 | 26 | 27 | 20 | 2 8 | 181 | 33 000110 | 34 | 35 | 33 | 15 | 9 6 | 0, | 41 000112 000000 | 33 | : |

| , | | IZED BEFORE | | ٠ | IS IT FIRST DATA BUFFE | IYES,NOM USE ZDN BUFFER | | -RIIY TO 0 | | ACTR WILL SHOW RANSFORMED ARRAY RICHT. TO HAVE A HE TRANSFORMED AR TR IS MUUAL TO EXPERIMENTATION AND ATA WARRANTS A TOR (SFACTR). |
|--------------------------------|------------------------------|---|---|---|------------------------|--|---|------------------------------|-----------|---|
| | PROCESSING CONTROL CONTINUED | THE LOOP COUNTERS ARE INITIALIZED BEFORE PROCESSING IS INITIALIZED. | CONTI: MOV #10.PRCLOP MOV #10.PRCLOP BR PRCESS NOTE: PROCESSING LOOP STARTS NOW. | | #1,ADCLOP PRC2 | #ISTRZ,CDATA #ISTR1,DATA ADCLOP PEC3 | #ISTRI, CDATA #ISTRZ, DATA ADCLOF | #100 #7570.40CSP | PC.FOURIE | AT THIS FOINT THE VALUE OF SFACTR WILL SHOW THE NUMBER BITS THE FOURIER TRANSFORMED ARRAY HAS BEEN SHIFTED 1-BIT TO THE RIGHT. TO HAVE A FIXED VALUE OF SCALE FACTOR THE TRANSFORMED AR LAY IS RESCALED SO THAT SFACTR IS WOUND TO 3. THIS VALUE IS CHOSEN AFTER EXPERIMENTATION AND IT CAN BE CHANGED IF FUTURE DATA WARRANTS A DIFFERENT VALUE FOR SCALE FACTOR (SFACTR). |
| PAGE 5 | PROCESSING | NOTE: THE LOC | CONTI: HOV BR BR NOTE: PROCES | | PRCESS: BIT | NO HOUSE | PRC2: MOV MOV INC | | UST | AT THIS PO THE NUMBER HAS BEEN S FAXED VALL FAXED VALL S AS 3. THIS R DIFFERENT |
| VMD2-12 00:06:08 PAGE | | | 10 177766 1 | | | 14° 000344 20° 000340 26. | 20' 000322 14' 000316 04 177570 | | | |
| RT-11 MACRO VND2-12 CONTROL | • | • | 14 012767 000001 22 012767 000010 30 000400 | | 032767 | 12 012767 000714° 50 012767 000520° 56 005067 177726° 52 000410 | | 106427 | 004767 | |
| EXECUTIVE PROCESSING CO | | 9 10 000114 11 12 13 | 14 000114 15 000114 16 000122 17 000130 18 | | | 27 000142 28 000150 29 000156 | | 35 000212 36 000216 37 | 39 000230 | 33777788888 |

| | | STORE THE DIFFERENCE BETWEEN SFACTR AND 3 IN R1. | IGET & OF POINTS IN R ISHIFT R4 RIGHT OR LEFT DEPENDING ON THE VALUE OF R1. | | 6 COING 10 3. | |
|--|------------------------------|--|---|--|--|--|
| | PROCESSING CONTROL CONTINUED | RESCLE: MOV SFACTR.R1 SUB #3.R1 | PRIU: MOV #40.R3 PRIS: MOV DATA:R0 PRIS: MOV (R0):R4 ASH R1:R4 | MOV R4.(RD)+ 808 R3.PK15 PR20: MOV #3.SFACTR | PR21: JSR PC.PRSPEC *********************************** | THE FIRST 11 FREQUENCY COMPONENTS HAS BEEN CALCULATED THE ACQUISITION OF TEMPERATU THE ACQUISITION NO TEMPERATU THE ACQUISITION OF TEMPERATU THE ACQUIRED VALUE IS STORED. IN "ISTORE" AND LATER ADDED IN "ISTORE" AND LATER ADDED TO VARIABELE "TSUM". THUS AN AVERAGE TEMPT: VALUE WOULD BE AVAILABLE BEFORE DF IS CA CLICLATED. THE CODE GIVEN ON NEXT PAGE HAS NOT VET BEEN TIMPLEMENTED BUT IT CAN BE AC |
| 00:06:08 PAGE 6 | £ | w | | | £ :.: | THE LESS THE |
| 02-12 | | g | | 9000000 | ä | |
| MACRO VI | | 0000000 | 000000000000000000000000000000000000000 | 7 000003 | 0000000 | |
| RT-11 | | 4 016701 | 4 001410 6 012703 2 016700 6 011004 0 072401 | 2 010420 4 077304 6 012767 | . 004767 | |
| EXECUTIVE RT-11 MACRO VMD2-12 PROCESSING CONTROL | -NB48464 | 10 000234 11 000240 12 | 14 000244 15 000246 16 000252 17 000256 18 000260 | 21 000262 22 000264 23 000266 24 25 | 22 28 29 33 33 33 33 35 | 84444444444444444444444444444444444444 |
| PROCE | | • | | | | |

| | | | IIS PECLOP-O IIF NOT GO BACK COMFUTE ANOTHER SET POWER SPECTRUM. |
|--|------------------------------|---|--|
| | PROCESSING CONTROL CONTINUED | ###################################### | ###################################### |
| 00:06:08 PAGE 7 | | | * * * * # # # # # # # # # # # # # # # # |
| EXECUTIVE RT-11 MACRO VM02-12 PROCESSING CONTROL | | | 177606 |
| CONTROL | | | 300 005767 |
| EXECUTIVE PROCESSING | -NE484V660 | 222222222222222222222222222222222222222 | 25 000304 27 000304 28 33 39 35 40 40 40 |

| 00:06:08 PAGE & | PROCESSING CONTROL CONTINUED | # INTL: MOV #13.R2 # INJ: MOV #13.R2 # INJ: CMP 15UM, (R1)+ # INS: RR FLG # INS: RR FR25 # INS: RR FR25 | * INTVL: 0000,1111,2222,3333 * 444,5555,666,7777 * 888,9999,10000 * (THE ABOVE 11 VALUES ARE * FICTITIOUS, THEY HAVE TO * FICTITIOUS, THEY HAVE TO * FILLED UP WITH THE OC - TAL EQUIVALENT OF THE * ROUNDARY VALUE FOR EACH * INTERVAL). | NOTE: THE VALUE STORED IN "CUMSFI" TELLS BY WHICH THE ARRAY "SPCTRA" HAS BEE EXPERIMENTLY IT HAS BEEN DETERMINED "CUMSFI" IS FIXED EQUAL TO 4,NO SIG LOSS IN ACCURACY OCCURS,THE CODE TH ACCOMPLISHES THIS. | RSCLZ: HOV CUMSF1.R1 SUB #4.R1 BEQ PR23 PR24: HOV #13.R3 HOV 813.R3 RSCLP: HOV (R0).R4 ASH R1.R4 HOV R4.(R0)+ SOB R3.RSCLP PR23: HOV R4.CUMSF1 |
|----------------------------|------------------------------|--|--|--|--|
| | ** ** ** ** ** | | | | 900000 |
| RT-11 MACRO VM02-12 tol | | | | | 0000000 |
| RT-11 M | | ı | | | 016701 162701 0011410 012703 016700 011004 077304 |
| EXECUTIVE RT | | | | | 000306 000312 000324 000330 000333 000334 000334 |
| EXECUTIVE PROCESSIN | 400404 | respirations | 2222222222 | 444444444444444444444444444444444444444 | 200000000000000000000000000000000000000 |

| 000346 004767 000000G PR251 000352 005067 000534 000354 005067 000524 000354 012767 000012 177516 00034 012701 000013 177516 0000400 012701 000013 000412 005067 000000C 000412 005067 000000C | PROCESSING CONTRON CONTINUED | JSR PC.FOLYN ICOMPUTE DF ONCE THE DF IS COMPUTED THE WHOLE LOOP IS REPEATED AGAIN, THE FOLLOWING CLEARS THE REQUISITE VARIABLES AND ARRAYS. | R 15UM R 15TORE CUMSF1 V 412, FRCLOP V SPCTRA,RO IS CLEARED NOM. V 413,R1 R (RD)+ R (RD)+ PR35 | R SFACTR |
|---|------------------------------|---|--|---|
| | ESSING | | TOUR WOOLEN | S C C C C C C C C C C C C C C C C C C C |
| 000346 004767 000000C 000352 005067 000534 0000352 005067 000526 000364 012767 000012 177516 000400 012701 000013 000406 077102 000412 005367 177774 000412 005367 177774 000412 005067 000000C | PR0 | PR25 | PCLR CPSA PR30 | PR35 |
| 000346 004767 0000000 000352 005067 000524 000354 005067 0000000 000364 012767 0000100 000400 012701 000013 000410 005367 177474 000412 005367 177474 000412 005367 177474 | | | | |
| 000346 004767 000352 005067 000354 005067 000364 012767 000374 016700 000404 005020 000404 005020 000412 005367 000412 005367 | | 9000000 | 000534 0000000 000012 000013 | 177474 0000000G 177504 |
| 000346 000352 000356 000356 000336 000406 000406 000410 | | | 005067 005067 005067 012767 016700 012701 005020 077102 | 005367 005067 000167 |
| ************************************** | | 00346 | 000352 000354 000364 000374 000400 000404 | 000412 |

THE POWER SPECTRUM IS CLEARED NOW.

| | | | GENERATE | | | | | | | | | | | | | | |
|---|------------------------------------|--------------------------------|--|----------------------|----------------|--------------|--------|--------|--------|--------|-------------|------------|-----|----------------------|----|---------------------|--------|
| | SE ROUTINES. | JIINES | THE SERVICE ROUTINES TO HANDLE INTERRUPT GENERATE BY THE ADC AND RIC ARE GIVEN BELOW: | JINE | ADRFR, CCDATA | #4000 BCDAIA | CDAIA | ADCNT | ADRII | ADFLG | #300, ADCSR | | | UTINE | | #200 #100.RTCSRV | |
| | .SBTTL INTERRUPT SERVICE ROUTINES. | 5. INTERRUPT SERVICE ROUTINES! | CE ROUTINES | ADC SERVICE ROUTINE: | ADCSRV1 NOV | SUE | J Z Z | DEC | BNE | INC | BIC | ADRII: RII | | RTC SERVICE ROUTINE: | | RICSRV: MIPS | RTI |
| | SBTTL INTE | 5. INTERRUPT | THE SERVI | ADC | ADC | | | | | | | ADR | | RTC | : | RTC | |
| 2 TO | | | | | | | | | | | | | | | | | |
| 00:06:08 PAGE 10 | | | | | | | | | | | | | • • | | | | |
| 1-12 | | | | | 090000 | 250000 | | | | | 170400 | | | | | 177766 | |
| CRO VHOS | | | | | 170402' 000060 | 0004000 | 950000 | 177324 | | 177314 | 000300 | 007000 | | | | 000200 | |
| ECUTIVE RT-11 MACRO VMD2-12 TERRUPT SERVICE ROUTINES. | | | | | | | 005267 | 005367 | 001007 | | | 200000 | | | | 106427 | 000000 |
| SERVI | • | | | | 3 000426 | 0000434 | 245000 | 000452 | 957000 | 000460 | 797000 | 94,4000 | | | | 000000 | 000512 |
| ERRUP | -NB48 | | - 00 0 | 223 | 13 | 14 0 | 15 | 17 | 18 | 19 | 20 0 | 22 | | 25 | 26 | 28 | 8 |

| AGE 11 | SBITL DATA STRUCTURE AND VARIABLES USED | 6. DATA STRUCTURE AND VARIABLES USED: | THE DATA STRUCTURE WHICH IS USED TO STORE ACQUIRED DATA AND DIFFERENT VARIABLES USED ARE GIVEN BELOW! | | DATA: .WORD O | | . HOKO O | 1STR2: .REPT 76 | . ENDM . | TSTORE: .WORD 0 | TSUM: .WORD D | | | . END |
|--|---|---------------------------------------|---|-----------|---------------|-----------|----------|-----------------|----------|-----------------|---------------|----|----|--------|
| -12 00:06:08 PAGE 11 | | | | • | | | | • | | • | • | • | | |
| EXECUTIVE RT-11 MACRO VM02-12 DATA STRUCTURE AND VARIABLES USED | | | | 000000 | 000000 | 9,0000 | | 90000 | | 000000 | 000000 | | | 100000 |
| EXECUTIVE DATA STRUCTURE | | 91 | ~ ~ Q | 11 000514 | 13 000516 | 14 000520 | 16 | 18 000714 | 20 20 31 | 22 001110 | 23 001112 | 52 | 22 | 17 |

APPENDIX I

LSI-11 ASSEMBLY LANGUAGE CODE FOR DECIMAL AND OCTAL PRINTOUT (DECPR)

.MAIN. RT-11 MACRO VM02-12 01:23:55 PAGE 1

| *REGDEF.** *REGDEF.** *ENABL AMA** ********************************* | * FOR EACH ELEMENT OF THE VECTOR, ONE LINE IS PRINTED CONTAINING THE * ADDRESS OF THE ELEMENT IN OCTAL FOLLOWED BY THE VALUE OF THE * ELEMENT IN DECIMAL. | 2(R5),3\$ | MOV 04(R5),4\$ 14\$ <- ADDRESS TO PRINT FOR 1ST ELEMENT MOD 04 (R5) R4 154 <- NIMBER OF STEMENTS | #2#.E5 | 34,81 | PC.OCIPRT ; PRINT | • | USR PC. INTERT : PRINT THE UNLIE OF THE FLEMENT | #12,RO PRINT | PC, TYPE | • | PC, 1YPE | ADD #2.3% 1. 3% (- ADDRESS OF NEXT PREPARED DES | 7. | | | SA PILLITY AND THE COOK AND THE COOK | PC. TYPE | _ | PC. TYPE | RTS PC | . HORD 3 | | 0 |
|--|---|-----------|--|--------|--------|-------------------|--------|---|--------------|----------|--------|----------|---|--------|----|--------|--------------------------------------|----------|--------|----------|--------|----------|--------|---|
| * * * * * * * * * * * * * * * * * * * | * * * * * * * * * * * * * * * * * * * | DECPR | | | 181 | | | | | | | | | | _ | | | | | | | 281 | | 24: |
| | | 000142 | 000144 | 011000 | | | | | | | | | 000142 | | | | | | | | | | | |
| | | 200000 | 100000 | 00000 | 000142 | 000150 | 000000 | 0000000 | 000012 | 2000000 | 000015 | | 000000 | 011000 | | 000012 | 0000000 | 0000000 | 000015 | 9000000 | | | | |
| | | 016537 | 017537 | 012705 | 013701 | 004737 | 112700 | 757700 | 112700 | 004737 | 112700 | 004737 | 755737 | 001350 | | 012700 | 004737 | 004737 | 012700 | 004737 | 00000 | 500000 | | 00000 |
| 000000 | | 000000 | 900000 | 220000 | 000026 | 0000032 | 960000 | 2,0000 | 0000052 | 950000 | 290000 | 990000 | 2/0000 | 000104 | | | 211000 | 000112 | 000126 | 000132 | 000136 | 000140 | 741000 | 9000 |
| 100484785012 | 52244 | 22 | 23 | 25 | 26 | 27 | 28 | 29 | 3 2 | 32 | 33 | 34 | 32 | 37 | 38 | 39 | 2: | 42 | 43 | 44 | 45 | 9! | : | : |

| 7 | |
|-------------------------|---------|
| PAGE | |
| 14-NOV-78 11:29:02 PACE | |
| 8 111 | |
| 100V | |
| | LINE |
| 2-12 | ROUTINE |
| | PRINT |
| RT-11 MACRO VMD2-12 | OCTAL |
| F-1 | ! |
| HAIN. | CTPRT |

| .SBITL OCTPRI OCTAL PRINT ROUTINE *********************************** | | #1.2* . 12* <- NUMBER OF BITS IN FIRST DIGIT (MSD FIRST) DO | | 24.RD ; SHIFT 24 BITS INTO RG FROM R1 | #3.2\$; (2\$ IS 1 FOR 1ST DIGIT, 3 THEREAFTER) | #60.RD # CONVERT TO AN ASCII DIGIT | PC, TYPE 1 PRINT THE DIGIT | | PC JRETURN | | |
|--|----------|---|----------|---------------------------------------|---|------------------------------------|----------------------------|--------|------------|--------|---|
| ************************************** | MOV | MON | | | | | | | RTS | . MORD | |
| * * * * * * * * * * * * * * * * * * * | OCTPRT: | | 1\$1 | | | | | | | 2\$1 | |
| | | 000212 | | | 000212 | | | | | | |
| | 900000 | 100000 | | 000212 | 00000 | 090000 | 0000000 | | | | • |
| | 012702 | 012737 | 00200 | 073037 | 012737 | 052700 | 004737 | 077213 | 000200 | 100000 | |
| | 4 000150 | 15 000154 | 7 000162 | 8 000164 | _ | 000176 | 000202 | 902000 | 000210 | 000212 | |
| - 0 m 4 m 4 m 4 m 4 m 4 m 4 m 4 m 4 m 4 m | 14 | 15 | 17 | 18 | 19 | 20 | 21 | 22 | 23 | 54 | |

.MAIN. RT-11 MACRO VMOZ-12 01:23:55 PAGE 3 INTPRT -- INTEGER PRINT ROUTINE

| .SB11L INTFRT INTEGER FRINT ROUTINE | FRINI DECIMAL INTEGER ROUTINE CALLED BY JSR PC, INTERT. USES STANDARD CALLING SEQUENCE WITH ONE FARMETER WHICH CONTAINS THE BINARY INTEGER TO BE CONVERTED AND FRINTED. THE OUTPUT FORMAT IS # EQUIVALENT TO FORTRAN (1X,17). | INTPRT: MOV @2(R5), R3 | #5.R1 | MOUB #40,6\$ 1SIGN <- BLANK FOR POSITIVE | 2. | | 3 4168 | * | • | MOV #2UG6U,58+4 | | | · · · · · · · · · · · · · · · · · · · | THE FOLLOWING LOOP CONVERTS THE NUMBER TO A CHARACTER STRING ONE • DIGIT AT A TIME STARTING WITH THE UNITS DIGIT, THEN THE 10'S DIGIT.• | 100'S DIGIT, ETC. THESE DIGITS ARE CONVERTED TO ASCII AND STORED . | PROM RIGHT TO LEFT IN A BUFFER. THE RUFFER IS LATER FRINTED. | | R2 ; F0 | 01V #10.,R2 ; R2 <- NUMBER/10. | ; R3 <- LEAST SIGNIFICANT DECIMAL DIGIT REMAINING | BIS #60.R3 ; CONVERT THE DIGIT TO ASCII | 3 . R3,54+2(R1) ; PUT IT IN THE BUFFER | MOV RZ,R3 ; IF ALL HIGHER ORDER DIGITS = U. | F1.7* | R1 | 3 64,54+1(R1) IBUFFER(R1) (- SIGN CHARACTER | #5\$, RZ | MOUS (2011 D) (COD 1 - 1 TO NUMBER OF CHARACTERS TO PRINT | PC.1YPE | R1.4\$ | 2 | .WORD 0.0.0.0 :*** BUFFER *** | .HORD D . 1000 SIGN CHARACTER 000 | |
|-------------------------------------|---|------------------------|--------|--|-------|-------|---------|--------|--------|-----------------|----|----|---------------------------------------|---|--|--|----|---------|--------------------------------|--|---|--|---|--------|--------|---|-----------|---|---------|--------|--------|-------------------------------|-----------------------------------|--|
| | . ! : : : : ! . | - I | | | | | | 1 * 1 | | | - | - | * | : : | : | : | | 5 | | | | | | | | 3\$1 | | | | | 1 | * | | |
| | | | | .996000 | | | .992000 | 955000 | 090000 | 000362 | | | | | | | | | | | | | | | | . 450000 | | | | | | 000000 | | |
| • | | 200000 | 200000 | 000000 | | | 0000022 | 020040 | 020040 | 020040 | | | | | | | | | 000012 | | 090000 | .092000 | | | | .996000 | 000356 | 0000010 | 2000000 | | | 000000 | | |
| | | 017503 | 012701 | 112737 | 00200 | 00200 | 112737 | 012737 | 012737 | 012737 | | | | | | | | 002002 | 071227 | | 052703 | 110361 | 010203 | 077112 | 005201 | 113761 | 012702 | 112201 | 004737 | 077104 | 000201 | 000000 | 000000 | |
| | | 000216 | | 922000 | | | | _ | _ | 000272 | | | | | | | | | 000302 | | 900000 | _ | 000316 | | _ | _ | | 000340 | | | | 000356 | 995000 | |
| - 21 | 3484660 | === | 13 | 7 1 | 2 4 | 17 | 18 | 19 | 20 | 22 | 23 | 54 | 25 | 27 | 28 | 30 | 35 | 33 | 34 | 36 | 37 | 38 | 34 | 7 | 42 | 43 | 4 | 45 | 1,7 | 48 | 4 | 8 | 32 | |

APPENDIX J

SIMULATION PROGRAM FOR TESTING COMPUTATIONAL ACCURACY OF SOFTWARE MODULES AND TEST RESULTS

APPENDIX J

Simulation Program for Testing Computational Accuracy of Software Modules and Test Results

Source Code for Test Program (TTFT)

```
• THIS PROGRAM IS USED TO TEST THE COMPUTATE • ONAL ACCURACY OF DIFFERENT MODULES OF THE
       . MIGROPROJESSOR BASED CATA ACQUISITION AND
       * PROCESSING SYSTEM (MIPDAPS). THE PROGRAM
* ACCEPTS 32 DECIMAL DATA VALUES AND PERFOR-
      MS THE SAME PROCESSING OF DATA AS MIRDAPS.
SINNSE THIS PROGRAM WAS EXECUTED DY 4 CDC-
       . 5600, WHICH IS 4 60-PIT MACHINE THEREFORE
       . THE COMPUTATIONAL RESULTS WOULD BE MORE
       . ACCURATE AS COMPARED WITH THE RESULTS ORT-
       * AINED ON PDF-11/03, WUHICH IS A 15-BIT MA-
       . CHINE.
             THE RESULTS PRINTED OUT BY THIS PROGRA-
       M ARE IN DECIMAL AS WELL AS IN OCTAL FORM-
       * AT. THIS HAS BEEN DONE FOR EASY COMPARISON
       * WITH THE RESULT FROM ASSEMBLY LANGUAGE
       SOFTWARE WRITTEN FOR MIBDAPS.
CC
       PROGRAM TFFT (INPUT, OUTPUT, TAPES=DUTPUT, TAPE6=INPUT)
       DIMENSION IFDATA (32), PRS (12)
       DIMENSION F (32), PF (32), CCF (32)
       OIMENSION CONF(32)
DIMENSION ERR1(32), ERR2(10), ERR3(10)
       DIMENSION LOATA (32), CF(12)
       DIMENSION X (32)
       COMPLEX ROATA (32)
       WRITE(5,150)
150
       FORMAT (1H1)
       DO 444 I=1,29,4
       PRINT*," "
PRINT*," INPUT FOUR CATA VALUES....."
       PRINT*, " "
READ*, X(I), X(I+1), X(1+2), X(I+3)
       X(I)=X(I)*.99999 $ X(I+1)=X(I+1)*.999999 $ X(I+2)=X(I+2)*.999999
       X(I+3) = X(I+3) * .9999999
444
       CONTINUE
       M=32
       WRITE(5,222)
PRINT*," "
       WRITE(5, 232)
       FORMAT (10X, 30 HTABLE BELCW SHOWS 32 REAL DATA)
222
       FORMAT(10x, 32HPOINTS WHICH ARE FED IN AS INPULA
232
       PRINT",
       PRINT+," "
       WRITE(5,121)
       WRITE(5,131)
FORMAT(9x,11HCATA POINTS,19x,11HDATA POINTS)
121
131
       FORMAT (9x,10HIN DECIMAL, 20x,8HIN OCTAL)
```

```
WRITE (5,242)
        FORMAT (9x, 3HOCO, 9x, 4HEVEN, 9x, 3HOOO, 5x, 4HEVEN)
        CALL OPRINT (X,M)
        DO 10 I=1,32
RDATA(I)=CMPLX(X(I),0.0)
10
        PRINT*," "
        WRITE(5, 252)
        WRITE(5, 262) .
        FORMAT (3x, 34 HTABLE BELOW SHOWS THE COMPLEX DATA)
FORMAT (8x, 36 HARRAY WHICH IS FED TO FFT SUPROUTINE)
252
262
        PRINT*," "
WRITE(5,121) 1 WRITE(5,131)
        WRITE(5,272)
FORMAT (7X,4HREAL,9X,4HIMAG,9X,4HREAL,5X,4HIMAG)
        CALL OPRINT (RCATA, 64)
N=5 $ XI=1.
CALL FFT (ROATA, N, XI)
        00 111 J=1, 32
        READ*, F(J)
        CONTINUE
111
        00 276 I=1,16
CONF(2*I-1) = REAL(RDATA(I))
        CONF(2*I) = AIMAG(ROATA(I))
        CONTINUE
275
        no 277 J=1,32
ERR1(J)=(CONF(J)-F(J))**2
277
        CONTINUE
        PRINTS,"
        CALL OPRINT1 (RDATA, 32)
        PRINT* ." "
        CALL OPRINT1(F, 32)
        PRINT*," "
PRINT*," "
        CALL OPRINT1 (ERR1, 32)
        CALL PRSPED (REATA, PRS, 32, ERR2)
CALL POLY (PRS, CF, 11, ERR3)
        DO 777 I=1,32
        SU41=SU41+ERR1(I)
777
        CONTINUE
        PRINT"," "
       PRINT*, " "
PRINT*, " RMS ERROR FOR FFT=" ,(SUH1/32.)**.5
DO 888 I=1,10
        SUM2=SUM2+ERR2(I)
        SUM3=SUM3+ERR3(I)
        CONTINUE
888
        PRINT"," "
PRINT.
        PRINT+,"RMS ERROR FOR PWRSPEC= ", (SJ42/10.)**.5 ...
        PRINT*," "
PRINT*," "
PRINT*," "
PRINT*," PHS ERROR FOR CDF= ",(SUH3/10.)**.5
        STOP
        END
```

Source Code for Power Spectrum Subroutine

```
C
       SUBROUTINE PRSPEC (RDATA, PRS.LEN, ERR2)
       DIMENSION PRS(11)
PF(10), ERR2(10)
       COMPLEX ROATA (LEN)
       00 10 K=1,11
        PRS(K) = (REAL (ROATA (K)))**2.+(AIMAG(ROATA (K)))**2.
10
       CONTINUE
       DO 333 J=1,10 .... READ*, PF(J)
333
       CONTINUE
       DO 444 J=1,10
        ERR2(J) = (PRS(J) -PF(J)) **2
444
       CONTINUE
       PRINT*," "
       CALL OPRINT1 (FRS, 10)
PRINT*, " "
PRINT*, " "
       CALL DORINT1 (PF, 10)
       PRINT*," "
       CALL OPRINT1 (ERRZ, 10)
        RETURN & END
       SURROUTINE OPRINT1 (X, NP)
       DIMENSION X (NP)
       PRINT*, " "
PRINT*, " "
PRINT*, " "
PRINT*, " "
DO 10 I=1,NP
       I1=X(I)*2.**15
WRITE(5,100) X(I),I1
       CONTINUE
       FORMAT (4x, G13.4, 4x, 06)
100
       RETURN
       END
```

Source Code for CDF Subroutine

SUBROUTINE POLY (PRS, CF, NP, ERR3) DIMENSION PRS(Nº), CF(NP), CCF(10) DIMENSION ERRE(10) 00 10 K=1, NP CF(K)=PRS(K)++1.6 CONTINUE 10 00 555 J=1,10 READ*, CCF(J) 555 CCNTINUE DO 666 J=1,10 ERR3(J)=(CF(J)-CCF(J))**2 665 CONTINUE PRINT*," " CALL OPRINT1 (CF, 10) PRINT*," " CALL OPRINT1 (CCF, 10) PRINT*," " CALL OPRINT 1 (ERR3, 10) RETURN \$ END

Source Code for FFT Subroutine

```
SUBROUTINE FFT(x, m, xI) $ COMPLEX x(1), y, m, T $ N=2**4 $ NV2=N/2
NM1=N-1 $ J=1 $ PI=3.1415926535698 I DD 7 I=1, NM1
IF(I.GE.J) GO TO 5 $ T=x(J) $ X(J)=x(I) $ X(I) =T

K = NV2

IF(K.GE.J) GO TO 7 $ J=J-K $ K=K/2 $ GD TO 6

J=J+K $ DO 20 L=1, m $ LF=2**L $ LE1=-E/2 $ U=(1.,0.)

M=CEXP(CMPLX(0., -XI**0I/LE1)) $ DD 20 J=1, LE1 $ DO 10 I=J, N, LE
IP=I+LE1 $ T=x(IP)*U $ X(IP)=x(I)-T

X(I) = x(I) + T

U=U*W $ IF(XI.GT.0.) RETURN $ DO 30 I=1, N

X(I)=x(I)/N $ RETURN $ END

C

G
```

Source Code for Printing Out Test Results.

10

C

100

SUBROUTINE OPRINT(X,NP)
DIMENSION X (NP)
PRINT*, " "
PRINT*, " "
DO 10 I=1,NP,2
I1=X(I)*2.**15
I2=X(I +1)*2.**15
WRITE (5,100) X(I),X(I+1),I1,I2
CONTINUE
FORMAT (3X,2G13.4,4X,2(3X,06))
RETURN \$ END

SUPPOUTINE OPRINT1(X,NP)
DIMENSION X(NP)
PRINT*," "
PRINT*," "
DO 10 I=1,NP
I1=X(I)*2.**15
WRITE(5,100) X(I),I1
CONTINUE
FORMAT(4X,G13.4,4X,06)
RETURN
END

| | | lest | Kesuits Tor | | rri computation (Data Set | וחמומ אב | (+) | | | |
|------------|----------------------------------|-------------------|---------------------------------------|----------------------|-------------------------------------|---|-------------------------------------|-------------------|---|-------------------|
| | ATAC TUPEL | | OUTPUT FROM SUBROUTINE FOURTE [F(n)]* | SUBROUTINE F(n)]* | DESCALED ARRAY X(n) = SFACTR x F(n) | ARRAY TR x F(n) | FFT OUTPUT FROM TEST PROGRAM Y(n) | T FR0:1 | ERROR SQUARE | QUARE2 X(11); |
| Nem Loc | Value In Decimal | Value In Octal | Value In Decimal | Value In Octal | Value In Decimal | Value In Octal | Value In Decimal | value in Octal | value In Decimal | Value In Octal |
| 4172 | 0.1153E+00 | 7301 | 0.3959E+00 | 31254 | .7918 | 062531 | .7922 | 945290 | .16355-06 | 00000 |
| 4174 | 0.5356E-01 | 3333 | 0.0000E+00 | 0 | .0 | 000000 | | 000000 | .0 | 00000 |
| 4176 | 0.1094E+00 | 7007 | 0.14546+00 | 11233 | .2908 | 022470 | .2908 | 022471 | .50925-10 | 00000 |
| 4200 | 0.9134E-01 | 5661 | 0.6821E-01 | 4273 | .1364 | 012565 | .1359 | 010545 | .25075-05 | 00000 |
| 4202 | 0.7809E-01 | 4777 | 0.2376E+00 | 17151 | .4752 | 035323 | .4756 | 036337 | .14465-06 | 00000 |
| 4204 | -0.2536E-01 | 176301 | -0.1590E+00 | 165647 | 3150 | 757513 | 3181 | 753510 | .12915-07 | 00000 |
| 4206 | 0.8575E-01 | 5372 | -0.37UYE-UI | 175377 | 7810F-01 | 77.3000 | 7835E-01 | 772770 | .6456E-07 | 0000 |
| 4210 | -0.7751E-02 | 177402 | 10-30406-01 | 174306 | 1129 | 770614 | 1123 | 770520 | .16395-07 | 00000 |
| 7175 | -0.1240E+00 | 170042 | 0.13465100 | 16/300 | 2692 | 756575 | 25098 | 155506 | .4977E-07 | 000000 |
| 7127 | 0.10016+00 | 0250 | -0 3128E-01 | 775.35 | 10-3660/- | 17 . 100 | 10-3060. | 17.100 | 97105-08 | 00000 |
| 4220 | -0.9778F-01 | 171717 | -0.1467E+00 | 166470 | | 786161 | 2041E-U1 | 755445 | 00-562210 | 000000 |
| 4222 | 0.9987F-01 | 7059 | -0.1513E+00 | 166241 | 3025 | 75.504 | 7202 | 15451 | 40765-07 | |
| 4224 | -0.1094E+00 | 17071 | 0.1396E+00 | 10740 | .2792 | 021674 | .2792 | 021574 | 11555-09 | |
| 4226 | 0.8841E-01 | 5521 | -0.2086E+00 | 162514 | 4172 | 745231 | 4171 | 745234 | .781CE-08 | 000000 |
| 4230 | 0.10716+00 | 9999 | -0.3230E+00 | 153251 | 5463 | 725517 | 6450 | 725516 | .89465-09 | 000000 |
| 4232 | -0.3107E-01 | 176006 | 0.1386E+00 | 10676 | 2772 | 021573 | .2770 | 021565 | .3032E-07 | 9034 |
| 4534 | 0.5466E-01 | 3377 | -0.2229E+00 | 161571 | 8514. | 747350 | 65++ | 14:156 | . 3667 5-08 | 000000 |
| 4236 | -0.7178E-01 | 173320 | 0.1016E+00 | 6402 | . 2032 | 015002 | . 2034 | 015011 | .4830E-97 | 0000 |
| 0525 | 0.7224E-01 | 4477 | 0.404ZE-01 | 2475 | .8180E-01 | 005170 | .8156E-01 | 005160 | .57195-07 | 900339 |
| 7474 | 0.1150E+00 | 5/5/ | 10-36-01-0 | 1790 | 11911 | 01 5456 | .1815 | 2/4/10 | .13525-06 | 000000 |
| 1767 | 0.75/1E-01 | 1994 | 0.177,35400 | 132/0 | 0666. | 05550 | .3550 | 02420 | .5432E-11 | 00000 |
| 0527 | 10-3/7/70-01 | 101011 | -0 14815+00 | 76/07 | .2634 | 111111111111111111111111111111111111111 | +626. | 10.11 | -22475-09 | 00000 |
| 4252 | 0 4244E-01 | אנינר | -0.2488F+00 | 140014 | 1,000 | 750116 | - 5362 | 74.0106 | .5219E-10 | 0000 |
| 4254 | 0.85756-01 | 5773 | -0.2912E+00 | 155273 | 5824 | 732664 | 2000 | 110564 | 10 13 13 6 . | |
| 4256 | -0.4657F-01 | 175012 | 0.1426E+00 | 11101 | 2852 | 022201 | 2856 | 022210 | 00-20200 | |
| 4260 | -0.7928E-01 | 172732 | 0.2236E+00 | 16236 | 24475 | 034475 | 4469 | 97720 | 59105-07 | |
| 4262 | 0.1094E+00 | 7000 | 0.1145E+00 | 7247 | .2 290 | 016517 | .2293 | 015531 | 92535-07 | 2000 |
| 4264 | 0.9375E-01 | 9009 | -0.1453E+00 | 166547 | 2906 | 755315 | 2968 | 755306 | .5073F-07 | 2000 |
| 4266 | 0.9583E-01 | 6104 | 0.2098E+00 | 15333 | .4196 | 032665 | 1919. | 032672 | .2073E-07 | 000000 |
| 4270 | -0.1115E+00 | 170671 | -0.1205E-01 | 177165 | 2410E-01 | 176352 | 2427E-01 | 175344 | .2834E-07 | 00000 |
| | O C aleigne SEACTOR octob alease | | | | | | The DM | S agran for 5 | The DMC arren for FOLIRIF squals .00022 | 00022 |

| | 5(n) - 8(n) 2 | value in Octal | 000000 | 000000 | 000000 | 000000 | 00000 | | 300000 | 900 | ERROR SQUAREZ | Value In Octal | | 010000 | | | 50000 | 000001 | | 210000 | | |
|-----------------------|---|---------------------|------------|------------|------------|------------|------------|------------|--------------------------|---------------------------------------|---|---------------------|------------|------------|-------------|-------------|------------|------------|------------|-------------|--------------------------------------|--|
| set #1) | EAROA S [S(n) - | Value In Decimal | .14115-05 | .1399E-08 | .1274E-06 | .3818E-06 | .1558E-06 | .2881E-06 | .5521E-07 | The RMS error for PNSPEC equals .0006 | ERROR - (H(n) | Value in Decimal | .11345-03 | .25765-03 | .49916-03 | . 2934 E-03 | .1209E-03 | 3708F-03 | .1915E-03 | .3265E-03 | The RMS error for POLYN equals .0154 | |
| n (Data S | POWER SPECTRUM RESULT FROM TEST PROGRAM [S(n)] | Value In Octal | 050124 | 024247 | 001151 | 005023 | 005613 | 045660 | 021504 | error for PNS | DF OUTPUT FRO!1 TEST PROGRAM! [V(n)] | Value in Octal | 036275 | 001537 | 000071 | 001061 | 001271 | 033471 | 010106 | 000376 | error for POL | |
| Computation (Data Set | POVICE SPEC | Value in Decimal | .6276 | 1030 | .1886E-01 | .7872E-01 | .9020E-01 | .5913 | .2755 .4603E-01 | The RMS | DF OUTP | Value in Decinal | 5474. | .2635E-01 | .1741E-D2 | .1713E-01 | .2130E-01 | . 4315 | .1271 | .7771E-02 | The RMS | |
| um and CDF C | SFI x P(n) | Value In . Octal | 950050 | 024721 | 001136 | 004777 | 012636 | 045637 | 021475 | | D ARRAY | | 035541 | 000521 | 776534 | 000000 | 000521 | 032300 | 002200 | 117256 | , | |
| Spectr | DESCALED ARRAY R(n) = CUMSF1 x P(n) | Value In Uecimal | ,5264 | .3267 | .1850E-01 | .7810E-01 | . 5980E-01 | .5908 | .2753 | | UESCALED ARRAY | Value in Decimal | .4639 | .1030E-01 | 20605-01 | • | .1030E-01 | .5150E-01 | .1133 | 1030E-01 | | |
| Result for Power | EC [P(n)]* | Value In Octal | 2403 | 1235 | 94 | 240 | 522 | 2272 | 1064 | . | * (u) 1 * / | Value In Octal | 132 | 7 7 | 177774 | 0 | ~; | 120 | 92 | 177776 | 168.89. | |
| Test Result f | OUTPUT FROM SUBROUTINE PRSPEC [P(n)]* | Value In Decimal | 0.3915E-01 | 0.2042E-01 | 0.1160E-02 | 0.4883E-02 | 0.1056F-01 | 0.3693E-01 | 0.1721E-01 0.2960E-02 | factor CUMSF1 equals 16. | *((u)nl ragii subrouttiir Polyn lu(u) | Value In Deciral | 0.2747E-02 | 0.6104E-04 | -0.1221E-03 | 0.0000000 | 0.6104E-04 | 0.2441E-02 | 0.6714E-03 | -0.6104E-04 | factor CUMSF2 equals 168.89. | |
| - | OUTPUT F | Mem | 23030 | 23034 | 23036 | 23040 | 23044 | 23046 | 23050 23052 | *Scale fact | OUTPUT F | Mem | 23310 | 23312 | 23316 | 23320 | 23322 | 23326 | 23330 | 23332 | *Scale faci | |

| | | Test | Results | for FFT Co | Computation (Data Set | (Data Se | t #2) | | | |
|-------------|------------------------------|-------------------|--------------------------------|-----------------------|-----------------------|-------------------|--------------------------------------|------------------------------|---------------------|-------------------|
| | INPUT DATA | | OUTPUT FROM SUBROUTINE F(n)]* | SUBROUTINE [F(n)]* | DESCALI X(n) = SF | DESCALED ARRAY | FFT OUTPUT FROM TEST PROGRAM! [Y(n)] | OUT FROM | ERROR S | ERROR SQUARE |
| Her. Loc | Value In Decimal | Value in Octal | Value In Decimal | Value In Octal | Value In Decimal | Value In Cctal | Value In Qecimal | Value In Octal | Value In Deciral | Value in Octal |
| 4172 | 0.1093E+00 | 7779 | 0.2899E-01 | 1666 | .1159 | 007325 | .1348 | 010500 | .35705-03 | 900013 |
| 4174 | -0.1098E+00 | 170761 | 0.0000E+00 | 0 | • | 000000 | .0 | 000000 | | 60360 |
| 4176 | -0.7639E-01 | 173071 | 0.2252E-01 | 1342 | .9000E-01 | 605500 | .8650F-01 | 227506 | .12285-04 | 996996 |
| 4200 | 0.1111E+00 | 2107 | -0.1263E-01 | 177142 | 5050E-01 | 774611 | 3321E-01 | 775677 | .2959E-03 | 000011 |
| 4202 | 0.1084E+00 | 6737 | 0.3854E-01 | 2357 | .1541 | 011671 | .1375 | 010632 | .27435-03 | 010000 |
| 4504 | -0.4468F-01 | 175110 | -0.1013E+00 | 171411 | - 4052 | 745042 | 2362 | 746550 | 99275-04 | 000000 |
| 4210 | 0.1048E+00 | 6552 | 0.1048E+00 | 6552 | .4192 | 032650 | .4038 | 031657 | 10-165E2. | 2000 |
| 4212 | 0.9369E-01 | 5776 | 0.15356-01 | 167 | .5140E-01 | 007733 | .7433E-01 | 204603 | .15715-03 | 300000 |
| 4514 | 0.1099E+00 | 7021 | 0.1743E-01 | 1073 | . 5970E-01 | 004353 | .8197 E-01 | 005175 | 15056-03 | 730000 |
| 4216 | -0.1094E+00 | 17071 | 0.5524E-01 | 3422 | .2209 | 016106 | .2052 | 015145 | : >156- 63 | 100000 |
| 4220 | -0.1231E+00 | 170071 | -0.2540E+00 | 157472 | -1.024 | 676755 | -1.015 | 677040 | .99095-04 | 20000 |
| 4222 | -0.1233E+00 | 170071 | -0.90646-02 | 178711 | 3620E-01 | 775535 | 4314E-01 | 271:17 | *4817-04 | 100000 |
| 4554 | 0.1559E-01 | 247 | 0.2274E+00 | 1201 | 20132 | 245000 | 2200 | 011110 | 20-1/0020 | 10000 |
| 4230 | 0.9375E-01 | 0009 | 0.8942E-01 | 5562 | .3576 | 025705 | 3539 | 025513 | 13495-03 | 210000 |
| 4232 | 0.9821E-01 | 6272 | 0.2652E+00 | 20762 | 1.060 | 10 7556 | 1,061 | 107713 | 3000-06 | |
| 4234 | -0.7648E-01 | 173066 | 0.1556E+00 | 11752 | •6224 | 047652 | *0 +9 · | 197030 | .3225 03 | 0000 |
| 4236 | -0.1182E+00 | 170337 | 0.3433E-01 | 2145 | .1373 | 010623 | .1196 | 067517 | *1275-0* | 959012 |
| 4240 | 0.1086E+00 | 6745 | 0.1398E+00 | 10744 | .5592 | 043623 | .5552 | 04 1417 | 116255-06 | 06300 |
| 2424 | 0.1225E+00 | 7655 | 0.7077E-01 | 4417 | .2930 | 022071 | .2901 | 27-220 | .5059r-04 | 00000 |
| 4544 | 0.7806E-01 | 4776 | 0.5545E-01 | 3431 | .2218 | 016143 | .2049 | 015072 | .292.5-03 | 000011 |
| 9525 | -0.1096E+00 | 0//0/1 | -0.4173E-01 | 7470/1 | .101. | 01/20/ | -1563 | 165160 | . 2214 :- 0 3 | 10000 |
| 4250 | -0.1206E+00 | 0770/1 | 0.3931E-01 | 17370 | 79705-01 | 165.40 | -1475 | 7664 16 | .34015-04 | 200000 |
| 7527 | -0 3125E-01 | 174000 | -0.2713F-01 | 176207 | - 1045 | 774034 | 10 20000 | 77.56.9 | 16166.01 | |
| 4256 | -0.2069E-01 | 176532 | -0.5417E-01 | 174421 | 2166 | 762106 | 2264 | 751403 | 96935-04 | |
| 4260 | 0.11335+00 | 7200 | 0.3912E-01 | 2402 | .1564 | 012004 | 1413 | 011025 | 2292F-07 | 10000 |
| 4262 | 0.1074E+00 | 9100 | 0.290RE-01 | 1671 | .1163 | 007342 | .1332 | 010416 | .28725-03 | 00000 |
| 4584 | -0.1106E+00 | 170731 | 0.1370E-01 | 701 | .5480E-01 | 003403 | .4767 E-01 | 003032 | -5080E-04 | 90000 |
| 4266 | -0.9665E-01 | 171641 | 0.5658E-01 | 3476 | .2263 | 016367 | .2300 | 016560 | .1369E-94 | 00000 |
| 4270 | 0.1116E+00 | 7112 | -0.2606E-01 | 176252 | 1042 | 771251 | 6707E-01 | 772332 | .2933E-03 | 000011 |
| *Scale f | *Scale factor SFACTOR equals | . 4.0. | | | | | The place | of annual for Enight Annuals | | 8027 |
| | | | | | | | 22 25 | 50. 50. 50.10 | | |

| | ERROR SQUARE S(n) - R(n)] ² | Value In Octal | 00000 | 000001 | 000000 | 000013 | 700000 | 220500 | | 00000 | 000000 | S .0032. ERROR SQUARE2 M(n) - V(n) J | Walue In | Octal | 552200 | 902236 | 002507 | 000217 | 112200 | 000054 | 001431 | 002153 | .1515. |
|---|--|-----------------------|-------------|------------|------------|------------|-------------|------------|------------|------------|------------|--|------------|---------|-------------|-------------|------------|-------------|------------|------------|------------|------------|--------------------------------------|
| Set #2) | ERROR (S(n) - | Value In Decimal | 4185 5-04 | .5905 E-04 | .4425 5-07 | .34705-03 | . 1379E-03. | .55615-03 | 1610E-03 | .5739E-03 | .5591E-04 | The RMS error for PRSPEC equals .0032. DE OUTPUT FROM ST PROGRAH! [4(n)] [MIn) - V(n) | Value In | Decinal | .36535-01 | . 1510E-01 | 10-1726 50 | 20-3787 4. | 57195-03 | .12535-02 | .24225-01 | .26755-01 | The RMS error for POLYN equals |
| (Data | 1 RESULT | Value In Octal | 721100 | 000431 | 005500 | 024335 | 060621 | 104466 | 013105 | 142215 | 024510 | or for PRSI | Value In | Octal | 600000 | 020000 | 011131 | 10000 | 107416 | 945450 | 903714 | 177074 | S error for |
| Spectrum and CDF Computation (Data Set #2 | POWER SPECTRUM RESULT FROM TEST PROGRAM [S(n)] | Value In Decimal | 18175-01 | .8585E-02 | .8221E-01 | .3193 | .1224 E-01 | 7000 | 1740 | 1,536 | .3225 | The RMS error for DF OUTDUT FROM TEST PROGRAM! [4(n)] | Value In | Decinal | .16405-02 | 50-3756 | 100001 | .8723F-03 | 1.116 | .6984 | .6094E-01 | 1.985 | The RK |
| and CDF | ARRAY 1 x F(n) | . Value In Uctal | 000577 | 900000 | 005176 | 02550 | 02000 | 064700 | 012601 | 140574 | 025075 | ARRAY * CUMSF2 | Value In . | Octal | 763676 | 763676 | 006037 | 014101 | 102540 | 052335 | 163163 | 000000 | |
| Spectrum | DESCALED ARRAY R(n) = CUMSF1 x F(n) | Value In . Decimal | .1170E-01 | .9000E-03 | .8200E-01 | F 255 4 | 1.096 | . 8262 | .1680 | 1.512 | .3300 | DESCALED ARRAY | Value in | Jecima1 | 1895 | 1895 | .9470E-01 | .1895 | 1.042 | .6530 | 1.800 | | |
| for Power | C [P(n)]* | Value In Octal | | | 25 | 255 | 3 | | | 1406 | 251 | [((n)]+ | Value In | Octal | 177774 | 177774 | 2 | 177774 | 92 | 177777 | | 0 | 52.09. |
| Test Results | ITPUT FROM SUBROUTINE PRSPEC [P(n)]* | Valuc In Decimal | D. 1831F-03 | 0.1576E-03 | 0.1282E-02 | 1.5280E-02 | 0.9155E-04 | 0.1/1/E-01 | 0.2625E-02 | 0.2362E-01 | 0.5157E-02 | *Scale factor CUMSF1 equals 64. Output FRGH SUBACUTINE POLYN [U(n)]* | Value In | Decimal | -0.1221E-03 | -0.1221E-03 | 0.6104E-04 | -0.1221E-03 | 0.6714E-03 | 0.4272E-03 | 0.1160E-02 | 0.0000E+00 | *Scale factor CUMSF2 equals 1552.09. |
| Test | PUT FROM SU | | | | | | | | | | | e factor CU | | | | | | | | | | | e factor CU |
| | TUO | len Lac | 27076 | 23032 | 23034 | 23036 | 23041 | 2304 | 77022 | 23050 | 23052 | *Scal | Иеш | Loc | 23310 | 23314 | 23314 | 23321 | 2332 | 2332 | 2333 | 2333 | *Scal |

| Test Results for FFT Computation (Data Set #3) Test Results for FFT Computation (Data Set #3) Test Data Block From Signature Test Results Standard Test Data Block From Signature Test Dat | Test Results for FFT Computation (Data Set #3) Output FROIT SUBGRUTHE Value In Val | | | | | IABL | IABLE J-V | | | | | |
|--|--|------------|---------------------|-------------------|---------------------|---|--|-------------------|---------------------|-------------------|---------------------|-------------------|
| Value In Val | Value Name Value Name | | | Test | Results fo | r FFT Co | mputation | | t #3) | | | |
| Value n | Value In Val | | ATAN THENT | | OUTPUT FROIT | SUCROUTINE F(n) 1* | DESCALED X(n) = SFAC | ARRAY | FFT OUTPU | T FROM | E2003 : | X(n)]2 |
| 170211 | 170717 -0.2319E+00 1611206639 7422426630 170271 0.0000E+00 1675242604 7572532607 4755 0.00000E+00 17032E+00 17032E+00 17032E+00 17032E+00 17032E+00 17032E+00 17032E+00 17031E+00 17032E+00 17032E | Hen Loc | value in Decimal | Value In Octal | Value In Decimal | Value In Octal | | Value In Octal | Value In Decimal | Value In Octal | Value In Decimal | saine in Cotal |
| 170271 | 170271 | 4172 | -0.11096+00 | 17071 | 01196+00 | 141120 | 45.43 | 742247 | 21.54 | 74.2246 | 16125-06 | |
| 170000 | 176000 | 4174 | -0.1194E+00 | 170271 | 0.0000E+00 | | 0.0 | 000000 | 0.0 | 000000 | 0. 25.55.0 | 00000 |
| 4755 -0.110334-00 171451 -2006 76122 -2012 76107 66762 | 4755 -0.1003E+00 1714512006 761522012 7331 -0.2818E-03 1761435640E-01 77.307 1000013 10031 1761435640E-01 77.307 10.2818E-03 1761435640E-01 77.307 177321 -0.1031E+00 1704252062 7640552015 1773211 -0.1031E+00 1704252062 7640552016 1773211 -0.10316E+00 1704252062 7640552016 7640571067 7650541067 7650 | 4176 | -0.3125E-01 | 176000 | -0.1302E+00 | 167524 | 2694 | 757253 | 2607 | 757240 | -1083F-06 | 00000 |
| 6655 0.5888-03 21 .100E-03 0.00003 .1035E-02 0.0024; .5596E-07 17237 -56526 174277 5505E-07 17237 -0.10315 -0.10315 -0.2640E-01 176452330 7656E-01 774277 5505E-07 176211 -0.10315 -0.10315 -0.2337 7656E-01 176522330 7656E-01 77427 7550E-07 170211 -0.53334-00 135422330 765541607 76554 .1131E-05 6407 0.0554E-01 1776721603 76554 .1617 0.176721603 76554 .1617 0.176721603 76554 .1617 0.176721603 76554 .1617 0.176721603 76554 .1617 0.176721603 76554 .1617 0.176721603 76554 .1617 0.176721603 76554 .1617 0.176721603 76564 .1617 0.176721708 76564 .1617 0.176721708 76564 .1617 0.176721708 76564 .1617 0.176721708 76564 .1617 0.176721708 76564 .1617 0.176721708 76564 .1617 0.17672 0.170721708 76564 .1617 0.17672 0.170 | 1,000 1,00 | 4200 | 0.7755E-01 | 4755 | -0.1003E+00 | 171451 | 2006 | 763122 | 2012 | 220292 | 90-58.04. | 00000 |
| 17211 | 7321 -0.2823E-01 1761435640E-01 777.3075656 173317 -0.1155E+00 1704252336 76405*2736 173211 -0.155E+00 1704251067 7645932763 173211 -0.5333E+00 1356761.067 7645941667 173011 -0.6333E+00 1356761.067 7655941667 4210 -0.3154E+00 1534425308 7265941667 173011 -0.8075E-01 1726721693 7275941697 173077 -0.1354E+00 246742494E-01 7745941608 173077 -0.1207E+00 1441072494E-01 7745942417 17001 -0.1207E-01 1771662494E-01 7765941608 170377 -0.1207E+01 1771662494E-01 7765941608 170377 -0.1378E-02 1771662494E-01 7765941608 17007 -0.1378E-02 177862494E-01 7765941793 17044 -0.141E+00 177852682 0276322617 17044 -0.141E+00 177852682 0276331933 17044 -0.746E-01 173621493 7657431933 17044 -0.746E-01 177621493 7657431933 17044 -0.746E-01 177652262 02772126576 17377 0.1321E+00 177522662 02772126576 17377 0.1321E+00 177522662 02772126576 17377 0.1321E+00 177522262 02772126576 17375 0.02798E-01 177652262 02772126576 17375 0.02798E-01 177652262 02772126576 17375 0.0655E-01 177652262 02772126576 17375 0.0655E-01 177652262 02772126576 17375 0.0655E-01 177652262 02772126576 17375 0.0656E-01 177652262 02772126576 17375 0.0656E-01 177652262 02772126576 17375 0.0656E-01 177652262 02772126756 17375 0.0605E-01 177652262 02772126756 17375 0.0605E-01 177652262 02772126756 17375 0.0605E-01 177652262 027721 0-2768E-01 17765 0-2262 027721 0-2262 027721 0-2262 027721 0-2262 027721 0-2262 027721 0-2262 027721 0-2262 027721 0-2262 027721 0-2262 027721 0-2262 027721 0-2262 027721 0-2262 027721 0-2262 027721 0-2262 027721 0-2262 027721 0-2262 027721 0-2262 027721 0-2262 027721 0-2262 027721 0-2262 | 4202 | 0.1068E+00 | 6655 | 0.5188E-03 | 21. | . 1000E-03 | 00000 | .1033E-02 | 000041 | . 8639 E-CF | 30000 |
| 172317 | 172317 | .4204 | 0.1158E+00 | 7321 | -0.2823E-01 | 176143 | 5640E-01 | 774.367 | 5656E-01 | 774277 | .56095-67 | 20000 |
| 173211 -0.11656+00 170425 -1.233 76155 -1.234 76156 -1.067 67554 -1.067 67564 -1.067 -1.067 67564 -1.067 67564 -1.067 67564 -1.067 67564 -1.067 67564 -1.067 67564 -1.067 67564 -1.067 -1.067 67564 -1.067 67564 -1.067 67565 -1.067 67564 -1.067 67565 -1.067 67565 -1.067 67565 -1.067 -1.067 67565 -1.067 67565 -1.067 67565 -1.067 67565 -1.067 67565 -1.067 67565 -1.067 67565 -1.067 67565 -1.067 67565 -1.067 67565 -1.067 67565 -1.067 67565 -1.067 67565 -1.067 67565 -1.067 67565 -1.067 67565 -1.067 67565 -1.067 67565 -1.067 6756 | 173211 | 4208 | -0.8743E-01 | 172317 | -0.1031E+00 | 171315 | 2062 | 762633 | 2063 | 762626 | .2173E-07 | 30000 |
| 170211 | 170211 | 4210 | -0.7394E-01 | 173211 | -0.1165E+00 | 170425 | 2330 | 76105E | 2334 | 761036 | .1936 €-06 | 00000 |
| 173011 | 173011 | 4212 | -0.1208E+00 | 170211 | -0.5333E+00 | 135676 | -1.057 | 67 15 71 | -1.067 | 673550 | .7093E-07 | 393339 |
| 4210 -0.315.K+00 15.6.4.25.08 7275015.309 727500 .3125-0.6 6560 0.60578-01 5126 .1615 01254 .1611 012715 .16575-0.6 6560 0.60578-01 12723 .3410 025645 .3410 025647 .1611 012715 .16575-0.6 173077 0.170714-00 12723 .3410 025645 .3410 025647 .1611 012715 .16505-0.6 17307 0.170714-01 12723 .3410 02745 .24176 0125647 .17625-0.6 17274 0.15018-01 1441072.046-01 7774524176-01 77644 .17625-0.6 17274 0.13018-01 1446 .3002 02316 .3004 07315 .2752-0.7 17444 0.13718-02 1537206280 02743 .2781 02742 .2782 .6781 177164 0.13718-01 177256280 02742 .2781 02742 .2782 .6782 .17925 .17431 177164 0.13718-01 177251493 767451711 76746 .177164 0.13718-01 177251493 767451711 76746 .17925 .2782 .1492 .17911 .4992 .1993 .17911 .1993 .19918-01 17726 .17918-01 17725 .2862 027721 .2783 027721 .4992 027721 .2783 027721 .4992 027721 .2783 027721 .4992 027721 .2783 027721 .4992 027721 .2783 027721 .4992 027721 .2844 027721 .4992 027721 .4992 027721 .2844 027721 .4992 027721 .4992 027721 .4992 027721 .4992 027721 .2844 027721 .4992 027 | 4210 -0.3154E+00 1534425908 727501 -5309 6560 0.8075E-01 25126 .1613 012254 .1611 173077 0.1705E+00 12723 .3410 025545 .3410 173077 0.1705E+00 12723 .3410 025545 .3410 170377 -0.1853E+00 12723 .3410 075143 .3716 4754 0.1373E-01 177164 .2016E-03 007143 .1127 17747 0.1373E-02 1766 0.1373E-02 0.2316 0.1373E 0.1373 0.1378E-02 177636 0.1378E-02 0.1378E | 4514 | -0.7785E-01 | 173011 | -0.8026E-01 | 172672 | 1605 | 165564 | 1608 | 16551 | .1131E-05 | 000000 |
| 6560 0.8075E-01 5126 .1615 012254 .1611 01273F .16075-05 | 6560 0.8075E-01 5126 .1615 012254 .1611 173077 0.3546+00 26544 .7392 055457 .7793 173077 0.1554+00 1641073706 5366 -0.1205E-01 1771662494E-01 7765543710 17277 0.16521E-01 1771662494E-01 7765542417 17277 0.1501E-01 1771662494E-01 7765542417 17277 0.1378E-02 55 .2006E-03 070166 .2896 17777 0.1378E-02 55 .2006E-03 070166 .2896 17744 0.1441E+00 11162 .2882 0.21651 .2783 17044 0.1441E+00 11162 .2882 0.21651 .2783 17044 0.1441E+00 11735 .2882 0.21651 .2783 17044 0.1441E+00 117361493 7653431492 17044 0.2798E-01 173621493 7653431933 17061 0.1321E+00 11715 .3094 0.2363 .4864 172061 0.2433E+00 1776511933 763501934 170001 0.1101E+00 1705502202 7617202202 17375 0.6505E-01 1716411933 763501934 170001 0.101E+00 170502202 7617202202 17375 0.6505E-01 1716411933 763502202 17375 0.6505E-01 1716411933 763502202 17375 0.6505E-01 1716411933 763502202 17375 0.6505E-01 170611933 763502202 | 4216 | 0.6665E-01 | 4210 | -0.3154E+00 | 153642 | 5308 | 727501 | 5309 | 727530 | . 1102 F-0 P | 900000 |
| 173077 0.3546F00 24544 7.792 0.5545 .3410 0.5547 .16018-00 170377 0.17078-00 12723 .3410 0.25645 .3410 0.25647 .16018-00 170377 0.12078-01 177166 2404E-01 776354 2417E-01 776747 .17678-07 170377 0.13018-00 13462 2404E-01 776354 2417E-01 776747 .17678-07 17037 0.1373E-02 13462 .2006E-03 0.07143 .125 0.07145 .7508E-07 17037 0.1373E-02 137320 680 72753 .2781 | 6407 0.3546F+00 26544 .7992 055377 .7093 173377 -0.1853E+00 164107 -3706 6366 -0.1207E+00 164107 -3706 6366 -0.1207E+01 1771662494E-01 7765547106 175747 0.1378E+00 1771662494E-01 7765542417 17674 0.1378E+00 177166 .300E-03 057154 .3004 177444 0.1441E+00 1778506280 72763E .2681 17444 0.1441E+00 1778506280 72763E .2681 17444 0.1441E+00 1778501313 757736817 17044 -0.765E+01 173621493 7657431492 170555 0.2025E+01 173621493 7657431492 170555 0.2025E+00 177651493 7657431993 170555 0.2025E+00 177651493 7657431993 17064 0.2798E-01 177651933 765701933 1745 0.157E+00 177651933 765701933 1740 0.2798E-01 177652202 7617219576 170001 0.2798E-01 177652202 7617219576 170001 0.2798E-01 1706202202 7617202202 17375 0.8505E-01 170602202 7617202202 17375 0.8505E-01 170602202 7617202202 | 4220 | 0.1050E+00 | 9290 | 0.8075E-01 | 5126 | .1615 | 012254 | .1611 | 012235 | .16695-06 | 300000 |
| 173077 0.1852E+00 12723 .3410 025545 .3410 025647 .1650E-08 173077 0.1852E+00 12723 .3410 025545 .3410 025547 .1650E-08 1764107 .57166 .2306 .2306 .2306 .2308 .2716 .2716 .2716 .2716 .7762E-07 17652E-01 17652E-01 17652E-01 17652E-01 17652E-01 17652E-01 077143 .1125 077145 .2716E-02 077145 .2716 | 173077 0.1705E+00 12723 .3410 025545 .3410 170377 -0.185210 177166 -2404E-01 777554 -27706 6366 -0.1205E-01 177166 -2404E-01 777554 .3706 177167 0.15021E-01 3462 .1124 0.77167 0.15021E-01 1766 .3002 0.3716 0.15021E-01 1766 .3002 0.2016E-03 0.10016 0.37 | 4222 | 0.1018E+00 | 6407 | 0.3546F+00 | 26544 | 2601. | 05=397 | .7093 | 055313 | .15775-07 | 30000 |
| 170377 -0.1853E+00 1641073706 7502203706 750210 .5738E-07 6366 -0.1202E-01 1771662016E-01 7778542417E-01 77847 1762E-07 1768542417E-01 77864 17685E-02 177864 17685E-02 177866 17686 17 | 170377 | 4554 | -0.7620F-01 | 173077 | 0.1705E+00 | 12723 | . 34 10 | 025645 | . 34 10 | 025647 | .18605-08 | 000000 |
| 6366 -0.1207E-01 1771662404E-01 7763542417E-01 7767E-07 776356 -0.2562E-07 7565 -0.2667E-01 7767E-01 7767E-02 76662896E-02 006/136 7776E-05 7767E-02 7767E-0 | 6366 -0.1207E-01 1771662494E-01 776552417 172747 0.5621E-01 17462494E-01 7765512417 172747 0.5621E-01 1746 .3002 07154 .1125 172747 0.1373E-02 55 .2006E-03 07006 .2896 17444 0.1441E+00 113426280 72763E6281 17444 0.1441E+00 11342 .2862 072743 .2881 17644 -0.1441E+00 17852 .2862 07243 .2881 17644 -0.14651-01 1734521493 7653431492 17044 -0.74651-01 1734521493 7653431492 170555 0.2075E+00 17752 .2642 07772 .2642 17075 0.1371E+00 17752 .2642 07771 .2644 17061 0.2438E-01 171641933 7635431934 172061 0.2798E-01 171641933 763501934 17375 0.655E-01 171641933 763502502 17375 0.655E-01 170611933 763502502 17375 0.655E-01 170611933 763702502 17375 0.655E-01 170611933 763702502 17375 0.6505E-01 170611933 763702502 17375 0.6505E-01 170611933 763702502 | 4224 | -0.1177E+00 | 170377 | -0.1853E+00 | 164107 | 3706 | 750220 | 3708 | 750210 | .F3385-07 | 000000 |
| 4754 0.5621E-01 3462 -1124 007143 -1125 007145 -1555E-0E 17474 0.1501E+00 11466 -3006 -3064 027155 -5236 5030 -0.3140E+00 13720 -6280 72763E -6281 72763E -6281 7444 0.1441E+00 11162 -2882 07243 -2881 72763-0 -7765-0 4000 0.1335E+00 11162 -2882 07245 -2881 72762-0 -6281 72765-0 -7475-0 | 4754 0.5621E-01 3462 .1124 007143 .1125 172747 0.1501E+00 11466 .3002 171674 0.1371E-02 155 .2006E-03 000006 171674 0.1441E+00 11162 .2882 72763E6781 17444 0.1441E+00 11162 .2882 72763E6781 17044 0.1441E+00 11162 .2882 02743 .2781 17044 0.01332E+00 11735 .2786 02761111 170555 0.2025E+00 14752 .4050 031727 .4052 17377 0.1321E+00 11715 .3094 027632 .3099 17377 0.1547E+00 11715 .3094 027632 .3099 172061 0.2798E-01 1716411933 76351 .4053 17375 0.8505E-01 1716411933 76350 .3094 172061 0.8505E-01 1716411933 763501933 170001 0.1101E+00 1707502202 7617202502 17375 0.8505E-01 1707502202 7617202502 | 4230 | 0.10136+00 | 9989 | -0.1207E-01 | 177166 | 2404E-01 | 776354 | 2417E-01 | 776747 | .17625-07 | 00000 |
| 172747 0.1501E+00 11466 .3002 023154 .3004 02355 .5235E-C7 172747 0.1501E+00 11466 .3006 020006 .2896E-02 00533E-02 0533E-02 00533E-02 0533E-02 0533E-02 0533E-02 0533E-02 05346E-02 05346 | 172747 0.1501E+00 11466 .3102 073154 .3004 171674 0.1373E-02 55 .2010E-03 070106 .2896 5030 -0.3141E+00 153720 -6280 72743 .2881 17444 0.1441E+00 11162 .2882 020743 .2881 4000 0.1393E+00 10725 .2786 021651 .2789 4000 0.1393E+00 173162 -1493 76743 .1492 17044 -0.7465E-01 173452 -4050 031727 .4052 17377 0.1321E+00 14752 .8642 020721 .2644 17377 0.1321E+00 14752 .2642 020721 .2644 172061 -0.9665E-01 17165 .3094 023632 .3099 4411 0.2433E+00 17445 .4966 037110 .4864 172061 -0.9665E-01 171641 -1933 763501 -1933 173755 0.8505E-01 5343 .1701 012705 .5576 173755 0.8505E-01 5343 .1701 012705 .1697 | 4232 | 0.7751E-01 | 4124 | 0.5621F-01 | 3462 | .1124 | 007143 | .1125 | 007145 | . 1558 E-3E | 200000 |
| 17676 0.1373E-02 55 .2010E-03 010006 .2896E-02 000136 .7270E-05 5530 0-0316FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF | 171676 0.1378-02 55 .2006E-03 09006 .2896 5030 -0.344R+00 1537206280 72743 .2681 17444 0.1347R+00 11162 .2882 021651 .2783 4000 0.1393E+00 11072 .2786 021651 .2783 17044 -0.7465E-01 1734621493 767451 .2783 170555 0.2075E+00 1734621493 7674531492 170555 0.2075E+00 17352 .2642 031727 .2644 17055 0.1321E+00 10352 .2642 021721 .2644 172061 0.243E+00 11715 .3094 023632 .3099 172061 0.243E+00 17164 .4966 037110 .1933 173061 0.2798E-01 1716411933 7635011934 170001 -0.1101E+00 1707502202 7617202202 173755 0.8505E-01 5343 .1701 012705 .1697 | 4234 | -0.7889E-01 | 172747 | 0.1501E+00 | 11466 | .3002 | 023154 | .3004 | 021155 | .5275E-07 | 00000 |
| \$5030 -0.34.0E+00 1537206280 7276356281 727632 74.45.0E 17444 0.147.1=0.01162 .2882 0.2843 0.2843 767467 .8955E-08 4070 0.1337E+00 173.631313 767461 .1311 767467 .8955E-07 4077 -0.6567E-01 173.621493 766843 .1492 765746 .8955E-07 17044 -0.7468E-01 173.621493 766843 .1492 765746 .8955E-07 170555 0.2075E+00 14732 .2642 0.20721 .2644 0.20730 .5167E-07 17377 0.137E+00 11715 .3094 0.2672 0.37734 .5167E-07 172061 0.2437E+00 17443 .4966 0.3710 .4664 0.3710 .4669E-07 172061 0.2438E-01 1716411933 763502 .4195C-09 173755 0.8505E-01 5767502202 761720 .2576E-01 0.03443 .1914E-07 173755 0.8505E-01 5767502202 761720 .2576E-01 0.03443 .1914E-07 20. AIS PAGE IS BEST QUALITY PERMAANAMENT The RMS error for FfURIE equals .00057 | 20. AIS PAGE IS BEST QUALITY PARALLESS 25.30 | 4236 | -0.9576E-01 | 171676 | 0.1373E-02 | 55 | .2000E-03 | 900000 | .2896E-02 | 001136 | .72705-05 | 00000 |
| 17444 0.1441E+00 11162 .2882 027843 .2881 027842 .2555E-08 4000 0.1398E+00 10725 .2786 021651 .2788 02166 .4932E-07 4072 0.1382E+00 10725 .2786 021651 .2788 02166 .4932E-07 176544 -0.7465F-01 173162 -1493 76744 .0.7465F-01 173162 -1493 76742 .1492 755346 .4932E-07 170555 0.2075E+00 14752 .4050 031727 .4052 031734 .2991E-07 170555 0.1307E+00 17445 .8964 023721 .2644 027310 .4866 172061 -0.2433E+00 17445 .8964 037110 .4864 037101 .4609E-07 172061 -0.2788E-01 171641 -1933 765901 -1933 765901 -1933 765901 -1933 765901 -1933 765901 -1933 765701 .4864 037101 .4069E-07 170750 -2202 761721 .47776-09 173755 0.8505E-01 5343 .1701 012705 .1697 012672 .1232E-08 173755 0.0805E-01 5343 .1701 012705 .1697 012672 .1232E-08 173755 0.0805F-01 012705 .1232E-08 173755 0.0805F-01 012705 .1232E-08 17375 0.0805F-01 012705 0.0 | 17444 0.1441E+00 11142 .2882 02743 .2881 4000 0.1393E+00 10725 .2786 021651 .2783 4077 -0.6567E-01 173452 -1493 766743 -1492 170544 -0.7465E-01 173462 -1493 766743 -1492 170555 0.2056E+00 173462 -1493 766743 -1492 170555 0.2056E+00 17752 -4050 0.31727 -4956 17377 0.1321E+00 17745 -4050 0.27642 0.2782 .3094 0.2783E-01 1745 -4956 0.37110 -4964 172061 0.2786E-01 171641 -1933 763501 -1933 7344 0.2798E-01 170750 -2202 173755 0.8505E-01 170750 -2202 177001 0.2798E-01 170750 -2202 173755 0.8505E-01 170750 -2202 170701 0.2798E-01 0 | 4240 | 0.7886E-01 | 2030 | -0.3140E+00 | 153720 | 6280 | 727635 | 6281 | 7276.32 | .74'3E-ne | 300000 |
| 4000 0.1393E+00 10725 .2786 021651 .2783 021667 .4932E-07 4077 -0.6567E-01 1734301313 767467 .1311 767467 .2931E-07 170444 -0.7465E-01 1734521493 765431492 765346 .2931E-07 170555 0.2025E+00 14752 .4050 031727 .4052 031734 .2991E-07 17377 0.1321E+00 14752 .2642 027721 .2644 027736 .5991E-07 17377 0.1321E+00 1745 .4966 031727 .4052 031734 .2991E-07 17001 1715 .4966 037101 .4964 037101 .4605E-07 1765E-01 1716411933 7635011933 763502 .4195E-09 173755 0.8055E-01 170051 03347 .5576E-01 171640 1707502202 764720 .2276E-01 171640 1707502202 764720 .2276E-01 170051 012765 .1697 012672 .1232E-06 173755 0.8055E-01 5343 .1701 01 012765 .1697 012672 .1232E-09 173755 0.8055E-01 012765 .1697 012672 .1232E-09 173755 0.8057 | 4000 0.1393E+GO 10725 .2766 021651 .2739 1407 -0.6567E-D1 173450 -1313 767451 .1713 17044 -0.7465F-D1 173452 -1493 76745 -1193 170555 0.2025E+OO 14752 .4050 031727 .4052 17377 0.1321E+OO 14752 .2642 020721 .2644 377 0.1321E+OO 14755 .3094 023632 .3099 4411 0.2434E+OO 17745 .4866 037110 .4864 172061 -0.9665E-D1 171641 -1933 763501 -1933 173051 0.101E+OO 170750 -2202 761720 -2202 173755 0.8505E-O1 5343 .1701 012705 .1697 170001 0.2798E-O1 5343 .1701 012705 .1697 | 2424 | -0.5359E-01 | 174444 | 0.1441E+00 | 11162 | .2882 | 24220 | .2881 | 245050 | .2565 €-08 | 356500 |
| 4077 -0.6667E-01 1734301313 7674611111 767467 ,1305E-07 70544 -0.7465E-01 1731621493 7657431492 755346 ,0726F-09 170555 0.2075E-100 14732 ,4050 0.037184 0.2075E-100 14732 ,4050 0.037184 0.2075E-100 14732 ,2094 0.2077 1 ,2644 0.2073E-07 377 0.1321E+00 17715 ,3094 0.26752 3.3099 0.75552 2.245E-07 4411 0.2433E+00 17745 ,4056 0.037101 ,4056 0.037101 ,4056 0.037101 0.2435-07 17061 -0.9668E-01 1716411933 76350 .4195E-09 1707502202 7617202202 76 | 4077 -0.6567E-01 1734301313 7674611111 17044 -0.7465F-01 1734621493 7657431492 170555 0.2075E1-01 1473421493 7653431492 170555 0.2075E1-00 147521493 7653431492 17377 0.1321E+00 147522642 020721 -2644 377 0.1327F+00 117153934 0236323939 172061 0.2434E+00 174451933 7635011933 172061 0.2798E-01 1716411933 7635011933 170001 0.2798E-01 170611933 7635011933 170001 0.2798E-01 53431701 0127052202 173755 0.8505E-01 53431701 0127051697 | 4544 | 0.6250E-01 | 4000 | 0.1393E+00 | 10725 | .2786 | 021651 | .2788 | 021660 | .49325-07 | 00000 |
| 170444 -0.7465F-01 1734621493 7653431492 755346 .8725F-09 170545 0.2025E+00 14752 .4050 0.31727 .4052 0.31734 .7991E-07 17377 0.1221E+00 10352 .4050 0.02762 0.0275E+00 17052 0.2025E+00 17052 0.2034 0.27632 .3099 0.27652 .2429E-06 17377 0.1547E+00 17745 .4966 0.27310 .4964 0.27652 .2429E-06 17345 0.2796E-01 1716411933 765511933 76550 0.37101 .4069E-07 17344 0.2796E-01 1716411933 765501 -1933 76550 0.37101 .4069E-07 170501 -0.1101E+00 1707502202 761721 .4727E-09 173755 0.6505E-01 5343 .1701 012705 .1697 012672 .1232E-06 173755 0.0505E-01 5343 .1701 012705 .1697 012672 .1232E-06 | 170555 0.2025E+00 1731621493 7567431492 17377 0.1321E+00 14752 -4050 031727 -4052 17377 0.1321E+00 11715 .3094 02762 .3099 17411 0.2433E+00 11745 .4966 03711 .4649 172061 0.2438E+00 17445 -41933 76352 .3099 173001 0.2790E-01 1716411933 76350 -1933 1734 0.2790E-01 1716411933 76350 -1933 173755 0.8505E-01 5343 .1701 012705 .2502 173755 0.8505E-01 5343 .1701 012705 .1699 | 4246 | 0.6442E-01 | 4077 | -0.6567E-01 | 173630 | 1313 | 7674.61 | 1 411 | 167467 | 1305 5-07 | 300338 |
| 170555 0.7075E+00 14752 .4050 031727 .4052 031734 .7991E-07 170555 0.7301 14752 .2991E-07 17055 0.7301 0.7301 .2644 027310 .3647E-07 377 0.1547E+00 17445 .4964 027310 .4864 037101 .4609E-07 172061 0.2433E+00 17445 .4966 037110 .4864 037101 .4609E-07 172061 0.2798E-01 171641 -1933 765501 -1933 765501 .4955 0.70001 0.2798E-01 170750 -2502 761721 .4777E-09 173755 0.8505E-01 5343 .1701 012705 .1697 012672 .1232E-06 173755 0.8505E-01 5343 .1701 012705 .1697 012672 .1232E-06 173755 0.95057 17375 0.00057 | 170555 0.7075E+00 14752 .4050 031727 .4052 17377 0.1321E+00 10352 .2642 020721 .2644 377 0.1351E+00 17453 .2642 020721 .2644 172061 0.2433E+00 17445 .4866 03710 .4664 172061 -0.9665E-01 1716411933 7635011933 1734 0.2796E-01 1716411933 7635011933 173755 0.8505E-01 1707502202 7617202202 173755 0.8505E-01 5344 .1701 012705 .1697 173755 0.8505E-01 5345 .1701 012705 .1697 | 4250 | -0.1161E+00 | 170444 | -0.7465F-01 | 173162 | 1493 | 166343 | 1492 | 755346 | .87255-09 | 300006 |
| 17377 0.1321E+00 10352 .2642 020721 .2644 02730 .5167E-07 37 0.1547E+00 17755 .3094 027632 .3099 027652 .2426E-06 471715 .4366 03710 .4464 037101 .4669E-07 1745 .4366 037101 .4664 037101 .4669E-07 172061 -0.9668E-01 1716411933 7635011933 763502 .4195E-09 172061 -0.1001 -0.1101E+00 170502202 7617202202 761721 .4727E-09 173755 0.8505E-01 5343 .1701 012705 .1697 012672 .1232E-06 1720 012672 .1232E-09 173755 0.8505E-01 5343 .1701 012705 .1697 012672 .1232E-09 173755 0.8505E-01 012672 .1232E-09 173755 0.8505E-01 012672 .1232E-09 1750001 012672 .1232E-09 175000000000000000000000000000000000000 | 17377 0.1321E+00 10352 .2642 020721 .2644 377 0.1547E+00 11715 .3094 023532 .3099 4411 0.243E+00 17445 .4366 037110 .4364 172061 -0.2465E-01 171641 -1933 763501 -1933 173061 -0.1101E+00 170502202 7637011933 173755 0.8505E-01 5343 .1701 012705 .1697 20. HS PAGE IS BEST QUALITY PRIVALENCES 17375 0.8505E-01 50 DDQ | 4252 | -0.1139E+00 | 170555 | 0.2025E+00 | 14752 | . 4050 | 031727 | .4052 | 031734 | 10-31662. | 999999 |
| 377 0.1547E+00 11715 .3094 023632 .3099 027652 .2428E-0E 4411 0.2438E+00 17445 .4566 037110 .4864 037101 .4609E-07 173641 0.2438E+01 171641 -4156 03710 4864 037101 .4609E-07 17364 0.2798E-01 171641 1.625 .5590E-01 003447 .5576E-01 003443 .1914E-07 170001 -0.1101E+00 1707502202 7617202202 761721 .4728E-09 173755 0.8505E-01 5343 .1701 012705 .1697 012672 .1232E-06 1750M COPY TIRRUSHICH SALVALLUSHICH SALVALLUSHING SALVALLUSHING S | 377 0.1547E+00 11715 .3094 023632 .3099 4411 0.24332+00 17445 .4966 037110 .4864 172061 -0.9645E-01 1716411933 763501 .9864 173061 -0.1101E+00 1707502202 7617202202 173755 0.8505E-01 5343 .1701 012705 .1697 20. AIS PAGE IS BEST QUALITY PRANALALMENT | 4524 | -0.6253E-01 | 173777 | 0.1321E+00 | 10352 | .2642 | 020721 | **92* | 020730 | .5167 F-07 | 900990 |
| 4411 0.2433E+00 17445 .4866 027110 .4864 037101 .4609E-07 172041 -0.9465E-01 1716411933 7635011933 763502 .4195E-09 7344 0.2798E-01 1625 .5590E-01 003447 .4596E-01 003447 .1914E-07 170001 -0.1101E+00 1707502202 761720 761721 | 441 0.24338+00 17445 .4866 037110 .4864 172061 -0.9668E-01 1716411933 7635011933 7344 0.2796E-01 1716411933 7635011933 170001 -0.1101E+00 1707502202 761720 .2276 173755 0.8505E-01 5343 .1701 012705 .1697 670M GORY THRUSHED TO DOG | 4226 | 0.7782E-02 | 377 | 0.1547E+00 | 11715 | .3094 | 023632 | .3099 | 259,20 | 30-36242. | 300000 |
| 172061 -0.966NE-01 1716411933 765F011933 765502 .41955-09 7344 0.2798E-01 1625 .5590E-01 003447 .5576E-01 007443 .1914E-07 173755 0.850SE-01 5343 .1701 012705 .1697 012672 .1232E-06 20. AIS PAGE IS BEST QUALITY PERCENTAGE. | 172061 -0.9665E-01 1716411933 7635011933 734 0.2796E-01 1625 .5596E-01 003447 .5576 170001 -0.1101E+00 1707502202 7617202202 173755 0.8505E-01 5343 .1701 012705 .1697 20. HIS PAGE IS BEST QUALITY FINGLIA COMPANY FINGLIA COMPAN | 4260 | 0.7059E-01 | 4411 | 0.2433E+00 | 17445 | .4366 | 037110 | .4864 | 037101 | .4609 E-07 | 300300 |
| 7344 0.2798E-01 1625 .5590E-01 003447 .5576E-01 003443 .1914E-07 170001 -0.1101E+00 1707502202 7617202202 761721 .4778E-09 173755 0.8505E-01 5343 .1701 012705 .1697 012672 .1232E-06 20 .1575 0.0057 012672 .1232E-06 1700007 17000007 17000007 170000000000 | 7344 0.2798E-01 1625 .5590E-01 00347 .5576 170001 -0.1101E+00 1707502202 7617202202 173755 0.8505E-01 5343 .1701 012705 .1697 20. HIS PAGE IS BEST QUALITY PRIVAL COMMAND TO DEPO | 4262 | -0.9225E-01 | 172061 | -0.9665E-01 | 171641 | 1933 | 763501 | 1933 | 763502 | .4195 5-09 | 000000 |
| 173755 0.8505E-01 5343 .1701 012705 .2502 761720 .72121 .4724E-09 173755 0.8505E-01 5343 .1701 012705 .1697 012672 .1232E-06 20. ALS PAGE IS BEST QUALITY PRACEAUTION OF THE RMS error for FURIE equals .00057 | 170001 -0.1101E+00 1707502202 7617202202 173755 0.8505E-01 5343 .1701 012705 .1697 20. HIS PAGE IS BEST QUALITY PANCALLAMENTE .1697 | 4594 | 0.1163E+00 | 7344 | 0.2798E-01 | 1625 | .5590E-01 | 003447 | .5576E-01 | 577200 | .1914E-07 | 000000 |
| 20. AIS PAGE IS BEST QUALITY PARCALAMENTS The RMS error for FURIE equals .00057 | 20. HIS PAGE IS BEST QUALITY PRACLACIMMENT 1697 1697 1697 1697 1697 1697 1697 1697 | 4266 | -0.1250E+00 | 170001 | -0.1101E+00 | 170750 | 2202 | 761720 | 2202 | 761721 | .4728E-09 | 33333 |
| 20. JHS PAGE IS BEST QUALITY PENCLACTORS FROM COPY TURNISHED TO DDG. | 20. HIS PAGE IS BEST QUALITY PROLITCHES. | 4270 | -0.6308E-01 | 173755 | 0.8505E-01 | 5343 | .1701 | 012705 | 1691 | 012672 | .1232E-06 | 00000 |
| 20. JIS PAGE IS BEST QUALITY FANCIACIES | 20. AIS PAGE IS BEST QUALITY FANCILLE. | | | | | 100000000000000000000000000000000000000 | | | | | | |
| FROM COPY THE WILLIAM TO THE WAY | THOM CORY FURNICIES TO UPG | *Scale fa | ctor SFACTOR equals | 20. HISP | AGE IS BEST 6 | URTITUTE LE | E | • | The RMS | error for FC | URIE equals .OX | 057 |
| | | | • | L'KOM C | OPY JUSTINES | TO THE PARTY. | The state of the s | | | | | |

THIS PAGE IS BEST QUALITY FRACTICABLE FROM COPY FURNISHED TO DDG

| | ERRCA SQUARE | Value In Octal | | 000000 | 000000 | 00000 | | 900000 | | | | | 90228 | ERROR SQUARE, | vetal | 940200 | 976.00 | 902724 | 001164 | 001470 | 000362 | 002754 | 001082 | 617 |
|--|---|---------------------|------------|------------|------------|------------|----------------|------------|------------|------------|------------|---------------------------------|--|-------------------------------|---------------------|-------------|-------------|-------------|-------------|------------|------------|-------------|------------|--------------------------------------|
| t #3) | | Value in Decimal | | .5784E-07 | .94615-05 | . 3579E-05 | 1133E-04 | 50-36674° | .5102E-05 | . 1346F-05 | 50-3600Z. | .44136-09 | SPEC equals .(| ERROR | Value in Decimal | .3237 5-01 | 10-3/6/4 | 4555E-01 | . 1917 E-01 | .2516E-01 | .7387E-02 | 18715-01 | .1718E-01 | LYN equals .1 |
| (Data Se | POWER SPECTRUM RESULT FROM TEST PROGRAM (S(n)) | Value In Octal | | 015566 | 247.300 | 000151 | 112124 | 117404 | 047512 | 010655 | 757900 | 031177 | The RMS error for PKSPEC equals .00228 | FROM 1 M(n) 1 | Value In Octal | 005350 | 200000 | 001420 | 121470 | 020154 | 035574 | 001545 | 016346 | The RMS error for POLYN equals .1719 |
| Spectrum and CDF Computation (Data Set #3) | POWER SPECTRUM RESULT | Value In Decimal | | .2146 | .1085 | . 3211E-02 | . 97 U/ E- U1 | 10101 | .6195 | .1301 | 1029 | 6466. | The RMS | DF OUTPUT FROM | Value In Decimal | .8521E-01 | 10255-03 | .2395E-01 | 1,275 | .2533 | .4648 | 26 20 5-01 | .2258 | The RMS |
| HABLE J-VI m and CDF (| DESCALED ARRAY | Value In Octal | 015576 | 006575 | 000003 | 11010 | 112302 | 067400 | 010577 | 0 06 37 5 | 031072 | | | ARRAY * CUNSF2 | Value In Octal | 771740 | 76767 | 763676 | 110577 | 006037 | 030174 | 76 27 04 | 000037 | · *. |
| | DESCALE R(n) = CUP | Value In Decimal | .2148 | .1354 | . 1000E-03 | .9370E-01 | 1.162 4.21A | .6172 | 1367 | .1015 | .3924 | | | DESCALED ARRAY | Value In Decimal | 9470E-01 | - 1895 | 1895 | 1.137 | .9470E-01 | .3788 | 947 UE-UI | .9470E-01 | |
| for Power | .c [P(n)]* | Value In Octal | 156 | 99 | 7 64 | 1123 | 330 | . 124 | 106 | 49: | 1116 | | | N [U(n)]* | Value In Octal | 177776 | 7222 | 177774 | 20 | 7 | 01 | 177776 | . 2 | 552.09. |
| Test Results 1 | FROM SUBROUTINE FRSPEC [P(n)]* | Value In Decimal | 0.3357E-02 | 0.1648E-02 | 0.3052E-04 | 0.1816E-01 | 0.6592E-02 | 0.96446-02 | 0.21368-02 | 0.1587E-02 | 70-34670.0 | *Scale factor CUMSF1 equals 64. | | FROM SUBROUTINE POLYN [U(n)]* | Value In Decimal | -0.6104E-04 | -0.1221E-03 | -0.1221E-03 | 0.7324E-03 | 0.6104E-04 | 0.2441E-03 | -0.6104E-04 | 0.6104E-04 | actor CURSF2 equals 1552.09. |
| Te | TPUT | Hem Loc | 23030 | 23032 | 23034 | 23040 | 23042 | 23044 | 23046 | 23050 | 70007 | *Scale factor | | OUTPUT FRO | i:em Loc | 23310 | 71557 | 23316 | 23320 | 23322 | 23324 | 92522 | 23332 | *Scale facto |

APPENDIX K

POLYNOMIAL CURVE FITTING SUBROUTINE

APPENDIX K

Polynomial Curve Fitting Subroutine

Polynomial Curve Fitting Subroutine (PLSCF) (Ref 15)

Identification:

PLSCF Polynomial Least Squares Curve Fit
CDC 6600 FORTRAN Subroutine

<u>Purpose</u>. PLSCF will compute the best fitting polynomial p(x) to a discrete set of data points (x_i, y_i) , i=1, NP such that

$$\sum_{i=1}^{NP} [y_i - p(x_i)]^2 = minimum$$

The coefficients of p(x) will be returned for polynomials of degree ≤ 6 . For higher degree polynimal fits and, if requested, for polynomials of degree ≤ 6 , the Chebyshev polynomial multipliers are returned (see remarks).

Control:

Dimension X(NP),Y(NP),W(NP),C(NC),WORK(N+1)(N+6)/2)) where N=NDEG, and NC=N+1 if NDEG>0,NC=(N+1)(N+2)/2 if NDEG<0

CALL PLSCF (X,Y,W,NP,NDEG,NMAX,C,IN,XD,XO,WORK,IER)

where

X(I) = Input array of distinct independent variables.

Y(I) = Input array of dependent variables.

W(I) = Input weights corresponding to each data point. If W(I) 0, all W(I)>are taken as +1 and need not be defined.

NP = Number of given data points.

NDEG = Degree of least square polynomial requested. If NDEG is negative, polynomials of all degrees 0 to NMAX will be computed.

- NMAX = Degree of <u>calculated</u> least square polynomial (0 to |NDEG|).
 This is the maximum degree polynomial fit for which no loss of significance was indicated.
- C(I) = Output coefficient array as follows:

$$p(x) = C(1) + C(2) x + C(3) x^2 + ... + C(N + 1) x^2$$

If NDEG is negative, the coefficients are returned as follows:

$$P_0(x) = C(1)$$

 $P_1(x) = C(2) + C(3) x$
 $P_2(s) = C(4) + C(5) + C(6) x^2$

IN Input Flag

= 0 and NDEG ≤ 6 , the coefficients of p(x) are returned in C.

0 or NDEG 6, the Chebyshev polynomial multipliers are returned in C as follows:

$$p(x) = C(1) T_0(t) + C(2) T_1(t) + ... + C(N+1) T_N(t)$$

where

t = x . XD + X) and $T_i(t) = Chebyshev polynomials$ If NDEG is negative, the multipliers of each degree are returned in C as follows:

$$p_0(x) = C(1) T_0(t)$$

$$p_1(x) = C(2) T_0(t) + C(3) T_1(t)$$

$$p_2(x) = C(4) T_0(t) + C(5) T_1(t) + C(6) T_2(t)$$

XD, XO = Output multiplicative constant XD and additive constant XO for lineary transformation of argument range.

WORK(I) = Working storage area of ((N+1) (N+6)/2))

IER Output Flag

- = 0, no errors
- = 1, errors in dimension
- = 2, coinciding arguments

Methods.

- Determining least squares polynomial fits to a set of discrete data is generally meaningful only for low degree polynomials. Determining the polynomial fit for higher degrees in a straightforward manner involves solving a linear system of equations AC = B, where A is a positive definite matrix which is frequently ill-conditioned.
- This routine computes the polynomial p(x) in the form $p(x) = c_1$ $T_0(t) + c_2 T_1(t) + \ldots + c_m T_{m-1}(t)$ where T_i are the Chebyshev polynomials and t is a linear transformation of the original data, $(t = (2x x_{max} + x_{min}))/x_{max} x_{min}) = x \cdot XD + XO)$. This method results in a remarkable improvement of the normal equations.

Remarks. With this subroutine, one can obtain polynomial fits for degrees up to 6. In addition, the Chebyshev coefficients may be obtained for any degree. If one wishes to use a high degree fit, one can evaluate the Chebyshev expansion for a specified argument x using subroutine CHEB with argument t = x.XD+XO and the calculated coefficient vector of the Chebyshev expansion.

The Chebyshev expansion of the polynomial p(x) gives a much better indication of the accuracy of the approximation than the coefficient vector of the polynomial itself. If the specified degree of the polynomial is too high, the last terms of the Chebyshev expansion will be uniformly small compared to the coefficients in front. The degree may be reduced by the number of small trailing coefficients without unduly enlarging the overall error. An upper bound for the error introduced by neglecting the last terms of the Chebyshev expansion is given by the sum of the absolute values of these terms.

Storage. PLSCF uses 672_8 words of storage and no COMMON. In addition to the input and output vector arrays X,Y, W and C, a working storage area WORK((N+1)(N=6)/2)), N=|NDEG|, must be supplied.

TABLE K-I Constants for Polynomial $Ax^2 + Bx + C$

| | Value of A | Value of B | Value of C |
|-----------------------------------|-----------------|------------------|--------------|
| Interval for x | Decimal | Decimal | Decimal |
| | (Octal)* | (Octal)* | (Octal)* |
| 0.00 to 0.04 | 3765E-04 | .1435E-01 | .5743E+00 |
| | (177776) | (000726) | (044601) |
| 0.04 to 0.10 | 3263E-03 | .4974E-01 | .7961E+00 |
| | (177765) | (003136) | (062746) |
| 0.10 to 0.20 | 2890E-02 | .1033E+00 | .5080E+00 |
| | (177641) | (006470) | (040405) |
| 0.20 to 0.30 | 6618E-02 | .1403E+00 | .4152E+00 |
| | (177477) | (010766) | (032444) |
| 0.30 to 0.40 | 1134E-01 | .1715E+00 | .3635E+00 |
| | (177214) | (012763) | (027205) |
| 0.40 to 0.60 | 1973E-01 | .2114E+00 | .3159E+00 |
| | (176571) | (015416) | (024157) |
| 0.60 to 0.80 | 3397E-01 | .2588E+00 | .2762E+00 |
| | (175646) | (020441) | (021533) |
| 0.80 to 1.0 | .5085E-01 | .3010E+00 | .2499E+00 |
| | (174575) | (023205) | (017774) |
| *These octal equivaroutine POLYN. | lent values for | A, B, and C were | used in sub- |

Vita

Saleem Iftekhar was born November 11, 1949 at Karachi, Pakistan. He attended Cathedral High School at Lahore, where he completed his matriculation in 1965. He joined the Government College, Lahore, and completed FSc in 1967.

In 1967, he joined the Pakistan Air Force as a cadet. He attended the Pakistan Air Force College of Aeronautical Engineering (PAFCAE) at Karachi, where he graduated in 1971 with a B.E. degree in Avionics Engineering. Upon graduation, he was commissioned as a flying officer.

He served as a radar maintenance officer for three years and was on the undergraduate faculty at PAFCAE for two years before being selected to join the resident Graduate Electrical Engineering program at the Air Force Institute of Technology. He graduated with an M. S. degree in Electrical Engineering on December 15, 1978.

He is a member of Eta Kappa Nu.

Permanent Address: 114-D, Block-2

P.E.C.H. Society

Karachi 2909

Pakistan

UNCLASSIFIED

REPORT DOCUMENTATION PAGE

SECURITY CLASSIFICATION OF THIS PAGE (When Date Entered)

| AFIT-GE/EE/78D-29 | | . 3. RECIPIENT'S CATALOG NUMBER |
|--|--|--|
| | | |
| . TITLE (and Subtitle) | | 5. TYPE OF REPORT & PERIOD COVERED |
| MICROPROCESSOR BASED DAT PROCESSING SYSTEM | TA ACQUISITION AND | M.S. Thesis |
| | | 6. PERFORMING ORG. REPORT NUMBER |
| . AUTHOR(e) | · · · · · · · · · · · · · · · · · · · | 8. CONTRACT OR GRANT NUMBER(s) |
| Saleem Iftekhar, Flt/Lt, | , PAF | |
| Air Force Institute of Wright-Patterson AFB, Oh | | 10. PROGRAM ELEMENT, PROJECT, TASK AREA & WORK UNIT NUMBERS |
| 1. CONTROLLING OFFICE NAME AND | ADDRESS | 12. REPORT DATE |
| Structural Mecahnics Div | rision | December 1978 |
| Air Force Flight Dynamic | | 13. NUMBER OF PAGES |
| Wright-Patterson AFB OH | 45433 | 237 |
| 4. MONITORING AGENCY NAME & AD | DRESS(if different from Controlling Office) | 15. SECURITY CLASS. (of this report) |
| | | 15a. DECLASSIFICATION/DOWNGR/.DING SCHEDULE |
| | | |
| 7. DISTRIBUTION STATEMENT (of the | abetract entered in Block 20, if different fro | on Report) |
| 77. DISTRIBUTION STATEMENT (of the | Approved for public relea | ise; IAW AFR 190-17 |
| 8. SUPPLEMENTARY NOTES 9. KEY WORDS (Continue on reverse sid | Approved for public relea | use; IAW AFR 190-17 USAF That ion 1-23-79 |
| B. SUPPLEMENTARY NOTES D. KEY WORDS (Continue on reverse sident Data Acquisition) | Approved for public released to the second s | use; IAW AFR 190-17 USAF That ion 1-23-79 |
| D. KEY WORDS (Continue on reverse side Data Acquisition Signal Processing | Approved for public released to the second s | use; IAW AFR 190-17 USAF That ion 1-23-79 |
| E. SUPPLEMENTARY NOTES D. KEY WORDS (Continue on reverse side) Data Acquisition Signal Processing Fast Fourier Transform | Approved for public released to the second s | use; IAW AFR 190-17 USAF That ion 1-23-79 |
| Data Acquisition Signal Processing Fast Fourier Transform Microcomputer | Approved for public released to the second s | use; IAW AFR 190-17 USAF That ion 1-23-79 |
| B. SUPPLEMENTARY NOTES D. KEY WORDS (Continue on reverse eld Data Acquisition Signal Processing Fast Fourier Transform Microcomputer Fatigue Damage | Approved for public release. JOSEPH P. HIPPS, Major, University of Linformation of Linformati | use; IAW AFR 190-17 JSAF mation 1-23-79 |
| 9. KEY WORDS (Continue on reverse eld Data Acquisition Signal Processing Fast Fourier Transform Microcomputer Fatigue Damage O. ABSTRACT (Continue on reverse eld The Air Force Flight Ohio, plans to design a (| Approved for public release. JOSEPH P. HIPPS, Major, University of Lineage of Linford of Linford of Information of Lineage and Identify by block number, Dynamics Laboratory at Writing the Lineage of Lineage o | use; IAW AFR 190-17 JSAF mation 1-23-79 |

READ INSTRUCTIONS
BEFORE COMPLETING FORM

SECURITY CLASSIFICATION OF THIS PAGE(When Data Entered)

factor versus frequency and temperature contours. These contours are used in the design of the damping treatment. The system uses an LSI-11M microcomputer as its central processor. The support hardware for this microcomputer includes an analog-to-digital converter, core memory, real time clock, and serial line interface module. The software developed for this system handles the acquisition and processing of data. The real time processing includes the computation of the FFT and power spectrum of the vibration signal and subsequent calculation of the cumulative damage factor versus frequency and temperature contours. The bench model of the designed system was implemented and tested for functional performance.

UNCLASSIFIED